References
- G. R. Gallager, "Low-density parity-check codes," MA, M.I.T. Press, 1963.
- M. P. C. Fossorier, "Quasi-cyclic low density parity check codes from circulant permutation matrices," IEEE Trans. Inform. Theory, Vol. 50, no. 8, pp. 1788-1794, Oct. 2006.
- IEEE 802.11acTM/D2.0, "Draft standard for information technology part 11: wireless LAN medium access control (MAC) and physical layer (PHY) specifications, amendment 4: enhancements for very high throughput for operation in bands below 6GHz," Jan. 2012.
- IEEE Std. 802.16eTM-2005, "IEEE standard for local and metropolitan area networks part 16: air interface for fixed and mobile broadband wireless access systems," Feb. 2006.
- IEEE Std. P802.15.3c, "Part 15.3: wireless medium access control (MAC) and physical layer (PHY) specifications for high rate wireless personal area networks (WPANs)," Dec. 2009.
- M. Yang, W. E. Ryan, and Y. Li, "Design of efficiently encodable moderate-length high-rate irregular LDPC codes," IEEE Trans. Commun., Vol. 52, no. 4, pp. 564-571, Apr. 2004. https://doi.org/10.1109/TCOMM.2004.826367
- Y. Jung, Y. Jung, and J. Kim, "Memory-efficient and high-speed LDPC encoder," Electron. Lett., Vol. 46, no. 14, pp. 1035-1036, Jul. 2010. https://doi.org/10.1049/el.2010.1189
- Y. Jung, C. Chung, Y. Jung, and J. Kim, "7.7Gbps encoder design for IEEE 802.11n/ac QC-LDPC codes," in Proc. of International SoC Design Conference, pp. 215-218, Jeju, Korea, Nov. 2012.
- D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, Vol. 45, no. 2, pp. 399-431, Mar. 1999. https://doi.org/10.1109/18.748992
- M. P. C. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity-check codes based on belief propagation," IEEE Trans. Commun., Vol. 47, no. 5, pp. 673-680, May. 1999. https://doi.org/10.1109/26.768759
- J. Chen, and M. P. C. Fossorier, "Density evolution for two improved BP-based decoding algorithm," IEEE Commun. Lett., Vol. 6, no. 5, pp. 208-210, May. 2002. https://doi.org/10.1109/4234.1001666
- J, Zhang, and M. P. C. Fossorier, "Shuffled iterative decoding," IEEE Trans. Commun., Vol. 53, no. 2, pp. 209-213, Feb. 2005. https://doi.org/10.1109/TCOMM.2004.841982
- M. M. Mansour, "A turbo-decoding message-passing algorithm for sparse parity-check matrix codes," IEEE Trans. Signal Processing, Vol. 54, no. 11, pp. 4376-4392, Nov. 2006. https://doi.org/10.1109/TSP.2006.880240
- A. J. Blanksby, and C. J. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, Vol. 37, no. 3, pp. 404-412, Mar. 2002. https://doi.org/10.1109/4.987093
- A. Darabiha, A. C. Carusone, and F. R. Kschischang, "A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-um CMOS," in Proc. IEEE CICC, pp. 459-462, San Jose, USA, Sep. 2007.
- A. Darabiha, A. C. Carusone, and F. R. Kschischang, "Block-interlaced LDPC decoders with reduced interconnect complexity," IEEE Trans. Circuits Syst. II: Express Briefs, Vol. 55, no. 1, pp. 74-78, Jan. 2008. https://doi.org/10.1109/TCSII.2007.905328
- J. Lee, and H. Ryu, "A 1-Gb/s flexible LDPC decoder supporting multiple code rates and block lengths," IEEE Trans. Consumer Electron., Vol. 54, no. 2, pp. 417-424, May. 2008. https://doi.org/10.1109/TCE.2008.4560109
- M. M. Mansour, and N. R. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. Solid-State Circuits, Vol. 41, no. 3, pp. 634-698, Mar. 2006.
- N. Chen, Y. Dai, and Z. Yan, "Partly parallel overlapped sum-product decoder architectures for quasi-cyclic LDPC codes," in Proc. IEEE SIPS, pp. 220-225, Benff, Canada, Oct. 2006.
- B. Xiang, D. Bao, S. Huang, and X. Zeng, "An 847-955 Mb/s 342-397 mW Dual-Path Fully-Overlapped QC-LDPC Decoder for WiMAX System in 0.13 um CMOS," IEEE J. Solid-State Circuits, Vol. 46, no. 6, pp. 1416-1432, Jun. 2011. https://doi.org/10.1109/JSSC.2011.2125030
- K. Shin, and H. Kim, "A Multi-mode LDPC Decoder for IEEE 802.16e Mobile WiMAX," Journal of Semiconductor Technology and Science, Vol. 12, no. 1. pp. 24-33, Mar. 2012.
- Y. Na, and K. Shin, "Multi-mode layered LDPC decoder for IEEE 802.11n," J. IEEK, vol. 48-SD, no. 11, pp. 18-26, Nov. 2011.
- J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, Prentice Hall, pp. 125-129, 594-597, 2003.