ISSN: 1226-7244 (Print) ISSN: 2288-243X (Online) 논문번호 13-03-20

140

The Electrical Characteristics of Power FET using Super Iunction for Advance Power Modules

Ev Goo Kang**

Abstract

The maximum breakdown voltage's characteristic within the Super Junction MOSFET structure comes from N-Drift and P-Pillar's charge balance. By developing P-Pillar from Planar MOSFET, it was confirmed that the breakdown voltage is improved through charge balance, and by setting the gate voltage at 10V, the characteristic comparisons of Planar MOSFET and Super Junction MOSFET are shown in picture 6. The results show that it had the same breakdown voltage as Planar MOSFET which increased temperature resistance by 87.4% at .019Ω cm² which shows that by the temperature resistance increasing, the power module's power dissipation improved.

Key words: Planar, Super Juction, MOSFET, Charge balance, Pillar, Deep Trench

1. Introduction

Worldwide, environmentally-friendly technology is a mantra, and power to lead the industry in the future is seen as a trend. The term "green" began in order to prevent global warming by reducing carbon emissions which has been continually developed by most of the industry. As a result, the manufacturers also competing environment-friendly automobiles development and release, and there is rapid growth of the electric automobile's.[1-2]

engine's main component: the battery and charger. The electric car battery charger DC - DC Power Converter device for the 600 V/20 A Power MOSFET level must be used, however, the existing Power MOSFET is hard to use due to resistance from high-driven loss. To this end, compared to existing Power MOSFET resistance is greatly

Dept. of Photovoltaic Engineering, Far East University

* Corresponding author: keg@kdu.ac.kr

, Tel:+82-43-879-3590

Manuscript received Aug. 16, 2013; revised Sep. 15,2013; accepted Sep 16. 2013

lowered through the Super Junction compared with existing Planar MOSFET without any change of the voltage-driven loss, and will significantly reduce the resistance the implementation and the decrease.[3-5]

2. Experiment Method

2.1 Theoretical Inquiry of Super Iunction MOSFET

In the case of the Super Junction MOSFET in the off state, the depleted layer is formed in the vertical direction, unlike the Planar MOSFET which created depleted layers in both horizontal and vertical directions. As shown in Fig. 1, this is due to the existence of the P-Pillar area, which the reverse direction voltage connects the areas of P-Pillar and N-Drift, which obtains a large commissure. For optimizing the breakdown voltage, the areas of P-Pillar and N-Drift both need perfect depletion, and for this P-Pillar and N-Drift areas' discharge amount need to satisfy equation (1), which will develop balance. [1]

$$N_{a,sillar}W_{P} = N_{d,drit}W_{N}$$
 (1)

The Super Junction MOSFET that satisfies expression 1 makes horizontal field as shown in drawing 1 due to the two areas having the same charge which depletes P-Pilates and N-Drift areas.




Fig. 1. The structures and electric fields of Planar and Super Junction Power MOSFET

2.2 Basic Structure Design of Planar MOSFET

The Planar MOSFET, which was used to compare to the Super junction of this thesis, is organized in table 1. The N-Drift's length was designed with the Super Junction MOSFET structure, for comparing the differences in temperature friction due to breakdown voltage, was set to 60µm and the optimal value of 600 V was drawn through changes in N-Drift resistivity, P-Base concentration.

Table 1. The design and process parameter 600 V Planar MOSFET

Parameter		Unit	Condition
N-drift (Resistivity)		$\Omega ext{cm}^3$	18
JFET (Dose)		Cm³	1E12
P-Base (Dose)		Cm^3	6.5E13
N+	Substrate	Ωcm^3	0.018
(Resistivity)		22 CIII	0.016
P+ (Dose)		Cm³	3E15
N+ (Dose)		Cm³	5E15
Gate (Length)		μm	4

Table 2. The optimal electrical characteristics of 600 V Planar MOSFET

Vth	BV	Rds(on)@(100A/cm2)
3.7V	722V	0.15 Ω cm2




Fig. 2. 600V Planar MOSFET Optimization Design

2.3 Basic Structure Design of Super Junction MOSFET

Optimized structure was proceeded by developing a structure from Super Junction MOSEFT to the 600 V Planar MOSFET from the top, and separate the areas of the N-Pillar(N-Drift), P-Pillar, while matching the charge balance. The developed results are in Table 3 and Fig 3.

Table 3. The design and process parameters of Super Junction MOSFET

Parameter	Unit	Condition
N-Drift (Resistivity)	Ωait	18 (2,49E14)
P-Pillar (Depth)	μm	45
P-Pillar (Length)	μm	3,25
Deep trench (Angle)	ò	89,5
J-FET	ପାର୍ଜ	1E12
P-Base	ପାର୍ଣ	6,5E13
N+ Substrate(Resistivity)	Ωaiî	0,018
P+ (Dose)	ପାର୍ଣ	3E15
N+ (Dose)	cnî	5E15
Gate (Length)	μm	4
N+ (Length)	μm	1,2
P-Pillar (Depth)	μm	45
P-Pillar (Length)	μm	3,25
Deep trench (Angle)	ò	89,5




Fig. 3. The optimization structure of Super Junction MOSFET

To find out what happens to the breakdown voltage balance of the normal Super Junction MOSFET process condition when the P-Pillar and N-Drift concentrations are changed, the results were made of the simulation in Table 3 and Fig 4.

Table 4. Breakdown voltage which forms the charge balance

N-Drift	N-Drift (Dose)	P-Pillar (Dose)	B.Y.
(Resistivity)			
0,1 Ω	8,09E16	2,19E15	37 V
~	~	~	~
0,9 Ω	5,54E15	6,54E15	680 V
	_	5,44E15	730 V
1,0 Ω	4,94E15	5,64E15	744 V
		5,84E15	727 V
1,5 Ω	3,22E15	3,71E15	817 V
2,0 Ω	2,37E15	2,55E15	844 V
2,5 Ω	1,88E15	2,24E15	876 V

As shown in the results of the simulation of changing the specific resistance of N-Drift from 0.1 Ω to 2.5Ω in stages, shown in the fourth diagram, when the specific resistance increases, in order to achieve the charge balance, the breakdown voltage also rises in proportion to the specific resistance, and when the N-Drift Concentration is 4.94E15, and the P-Pillar Concentration is 5.84E15; it was confirmed that it has the same breakdown voltage of 727V; same as that of Planar Power MOSFET.




Fig. 4. The breakdown voltages according to P-pillar and N-drift resistivity

Table. 5. 600 V Super Junction MOSFET Optimization Parameters

t		
Parameter	Unit	Condition
N-drift (Resistivity)	Ωait	1,0 (4,94E14)
P-Pillar (Dose)	വാർ	5,84E15
P-Pillar (Depth)	Иm	45
P-Pillar (Length)	μm	3,25
Deep trench (Angle)	0	89,5
J-FET	ପାର୍ଜ	1E12
P-Base	വാർ	6,5E13
N+ Substrate (Resistivity)	Ωanî	0,018
P+ (Dose)	വാർ	3E15
N+ (Dose)	വാർ	5E15
Gate (Length)	Иm	4
N+ (Length)	μm	1,2

Table 6. The optimization electrical characteristics of 600 V Super Junction MOSFET

<u>V</u> th	BV.	Rds(on)@(100A/cm²)
4,7	727	$0.019\Omega~\text{cm}^2$




Fig. 5. 600 V Super Junction MOSFET Optimization Design




Fig. 6. Threshold voltage, breakdown voltage, on resistance optimization in respect of planar, Super Junction (a) Vth,(b)BV,(c)Ron.

3. Results and Analysis

The optimized characteristic comparison of Planar MOSFET and Super Junction MOSFET are shown in Fig. 6, and diagram 7. As shown in the diagram, with the same breakdown voltage, the temperature resistance of the Super Junction MOSFET became much lower.

Table 7. Threshold voltage, breakdown voltage, on resistance optimization in respect of planar, Super Junction

	Уth	ВУ	Rds(on)@ (100A/cm²)
Planar MOSFET	3,7	722	$0.15\Omega~\mathrm{cm}^2$
Super Junction MOSFET	4,7	727	$0.019\Omega~\text{cm}^2$

4. Conclusion

The maximum breakdown voltage's characteristic within the Super Junction MOSFET structure comes from N-Drift and P-Pillar's charge balance. By developing P-Pillar from Planar MOSFET, it was confirmed that the breakdown voltage is improved through charge balance, and by setting the gate voltage at 10V, the characteristic comparisons of Planar MOSFET and Super Junction MOSFET are shown in picture 6. The results show that it had the same breakdown voltage as Planar MOSFET which increasing temperature resistance by 87.4% at .019\Omega cm² which shows that by the temperature resistance increasing, thepower module's power dissipation improved.

References

- [1] Fujihira, T, Proc. of the ISPSD'98, Kyoto(1998), pp.423-426
- [2] H. Ninomiya, Y.Miura and K Kobayashi, Proc. ISPSD(2004), pp.177-180
- [3] Pravin N. Kondekar, TENCON Vol.4(2003), pp.1455–1458.
- [4] S. Iwamoto, K. Takahashi, H. Kuribayashi, S. Wakimoto, K. Mochizuki and H. Nakazawa, Power

Semiconductor Devices and Ics, Proceedings. ISPSD'05. The 17thInternationalSymposiumon(2005), pp.31-34

- [5] Yoshiyuki Hattori, Kyoko Nakashima, Makoto Kuwahara, Tomoyuki Yoshida, Shoichi Yamauchi and Hitoshi Yamaguchi, Proceedings of International symposium on Power Semiconductor Devices & ICs, Kitakyushu(2004), pp.189–192
- [6] E.G. Kang, S.H. Moon and M.Y. Sung, Microelectronics journal, Vol.32, Issue.8(2001), pp.641-647
- [7] E.G. Kang and M.Y. Sung, Solid-State Electronics, Vol.46, Issue.2(2002), pp.295-300
- [8] E.G. Kang, S.H. Moon, S.S. Kim and M.Y. Sung, Transactions on Electrical and Electronic Materials, Vol. 2, No.1(2001), pp.32–38
- [9] E.G. Kang and M.Y Sung, Transactions on Electrical and Electronic Materials, Vol. 2, No.3(2001), pp.33–37
- [10] J.S. Lee, H.H. Shin, H.S. Lee, E.G. Kang and M.Y. Sung, International conference on Power Electronics, (2007), pp.62–65

BIOGRAPHY

Ey Goo Kang (Life Member)



2000: BS degree in Electrical Engineering, Korea University. 2005: MS degree in Electrical

Engineering, Korea University. 2006: PhD degree in Electrical Engineering, Korea University.

2003~present: professor in

department of photo voltaic engineering, Far East University