Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Design of Fractional Motion Estimation Engine with 4×4 Block Unit of Interpolator & SAD Tree for 8K UHD H.264/AVC Encoder

8K UHD(7680×4320) H.264/AVC 부호화기를 위한 4×4블럭단위 보간 필터 및 SAD트리 기반 부화소 움직임 추정 엔진 설계

  • Lee, Kyung-Ho (Department of Computer Engineering, Kwangwoon University) ;
  • Kong, Jin-Hyeung (Department of Computer Engineering, Kwangwoon University)
  • 이경호 (광운대학교 컴퓨터공학과) ;
  • 공진흥 (광운대학교 컴퓨터공학과)
  • Received : 2013.03.15
  • Published : 2013.06.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we proposed a $4{\times}4$ block parallel architecture of interpolation for high-performance H.264/AVC Fractional Motion Estimation in 8K UHD($7680{\times}4320$) video real time processing. To improve throughput, we design $4{\times}4$ block parallel interpolation. For supplying the $10{\times}10$ reference data for interpolation, we design 2D cache buffer which consists of the $10{\times}10$ memory arrays. We minimize redundant storage of the reference pixel by applying the Search Area Stripe Reuse scheme(SASR), and implement high-speed plane interpolator with 3-stage pipeline(Horizontal Vertical 1/2 interpolation, Diagonal 1/2 interpolation, 1/4 interpolation). The proposed architecture was simulated in 0.13um standard cell library. The gate count is 436.5Kgates. The proposed H.264/AVC Fractional Motion Estimation can support 8K UHD at 30 frames per second by running at 187MHz.

본 연구에서는 8K UHD($7680{\times}4320$) 영상을 실시간 부호화하기 위한 $4{\times}4$ 블록 부화소 움직임추정기를 제안한다. 연산처리성능을 향상시키기 위해 보간 연산을 $4{\times}4$ 블록 단위로 병렬화시켰으며, 병렬 보간 연산에서 필요한 메모리 대역폭을 확장하기 위해 $10{\times}10$개의 메모리 어레이를 가진 2D 캐쉬 버퍼 구조를 설계하였다. 그리고 2D 캐쉬 버퍼는 검색영역 간 재사용 기법을 적용하여 참조화소의 중복저장을 최소화하였으며, $4{\times}4$ 블록 병렬 보간 필터는 3단(수평 수직 1/2부화소, 대각선 1/2부화소, 1/4부화소) 평면 보간 연산 파이프라인 구조로 설계하여 연산회로를 고속화시켰다. 0.13um 공정에서 시뮬레이션한 결과, 436.5K게이트의 $4{\times}4$ 블록 부화소 움직임추정기는 동작주파수 187MHz에서 8K UHD급 동영상을 초당 30프레임으로 실시간 처리하는 성능을 보였다.

Keywords

References

  1. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Recommendation H.264 and ISO/IEC14496-10 AVC, Joint Video Team, May 2003.
  2. Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai and Liang-Gee Chen, "Low power and power aware fractional motion estimation of H.264/AVC for mobile applications", IEEE International Symp. on Circuits and Systems, pp. 5331-5334, Island of Kos, Greece, May 2006.
  3. Jin Soo Kim, Kwang Woo Lee, Myung Hoon Sunwoo, "Novel fractional pixel motion estimation algorithm using motion prediction and fast search pattern", IEEE International Conference on Multimedia and Expo, pp. 821-824, Hannover, Germany, June 2008.
  4. Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, Liang-Gee Chen, "Analysis and architecture design of an HDTV720p 30 frames H.264/AVC encoder", IEEE Transactions on Circuits and Systems for Video Technology, Vol. 16, pp. 673-688, 2006. https://doi.org/10.1109/TCSVT.2006.873163
  5. Changqi Yang, Satoshi Goto, Takeshi Ikenaga, "High performance VLSI architecture of fractional motion estimation in H.264 for HDTV", IEEE International Symp. on Circuits and Systems, pp. 2605-2608, Island of Kos, Greece, May 2006.
  6. Yiqing HUANG, Qin LIU, Takeshi IKENAGA, "Highly parallel fractional motion estimation engine for Super Hi-Vision 4k ${\time}$4k@60fps", IEEE International Workshop on Multimedia Signal Processing, pp. 1-6, Rio De Janeiro, Brazil, Oct. 2009.
  7. Joint Video Team Reference Software JM12.4 Available: http://bs.hhi.de/-suehring/tml/download/
  8. Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen, "Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC", IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 5, pp. 9-12, Montreal, Quebec, Canada. May 2004.
  9. 조성현, 이종화, "고속 부화소 움직임 추정을 위한 중심 지향적 십자 다이아몬드 탐색 알고리즘", 전자공학회논문지 제46권 SD편, 제2호, 78-84쪽, 2009년 2월
  10. Y.-J. Wang, C.-C. Cheng, and T.-S. Chang, "A fast algorithm and its VLSI architecture for fractional motion estimation for H.264/MPEG-4 AVC video coding", IEEE Transactions on Circuits and Systems for Video Technology, Vol. 17, pp. 578-583, 2007. https://doi.org/10.1109/TCSVT.2007.894050
  11. Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai, Liang-Gee Chen, "Low power and power aware fractional motion estimation of H.264AVC for mobile applications", IEEE International Symp. on Circuits and Systems, pp. 1-4, Island of Kos, Greece, May 2006.
  12. Jen-Chieh Tuan, Tian-Sheuan Chang, Chein-Wei Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture", IEEE Transactions on Circuits and Systems for Video Technology, Vol.12, pp. 61-72, Jan 2002. https://doi.org/10.1109/76.981846