DOI QR코드

DOI QR Code

Scaling down data/index page structure of the NVRAM based DBMS with the small size blocks

소형 블록 DBMS의 데이터/인덱스 페이지 구조 소형화를 통한 NVRAM 성능 개선

  • Received : 2013.01.15
  • Accepted : 2013.02.27
  • Published : 2013.03.31

Abstract

In response to the demands of large-scale data processing with low-power and new application, a storage system using SSD (Solid State Disk/Drive) with fast input-output performance instead of hard disc has appeared as storage device. Studies on methods to overcome specific problems of SSD such as various processing data units, out-place-update and limited delete count have been actively conducted. However, declining performance and stability have not been resolved yet when storing case specific data with small scale that causes frequent random write in hard disc or SSD. This thesis suggests a system structure that stores index requesting frequent random write in NVRAM capable of byte access by using characteristics such as byte unit fast read / write of NVRAM, non-volatile and smaller size of actual changed data size in index page than block size.

저전력과 새로운 응용의 대용량 데이터 처리 요구에 따라 저장장치로 하드디스크 대신 빠른 입출력 성능을 가진 SSD(Solid State Disk/Drive)를 활용한 저장 시스템이 등장하고 있으며 다양한 처리 데이터단위와 out-place-update, 제한된 지우기 횟수 등의 SSD 고유의 문제점을 극복하는 방안에 대한 연구가 활발하다. 그러나 빈번한 임의 쓰기를 발생하는 소규모 특정 데이터를 하드디스크나 SSD에 저장하는 경우 성능 및 안정성 저하 문제는 아직 완전히 해결하지 못하고 있다. 본 논문에서는 NVRAM의 바이트 단위의 빠른 읽기/쓰기와 비휘발성 그리고 인덱스 페이지 내 실제 데이터 변경 크기가 블록 크기보다 작다는 특성을 활용하여 빈번한 임의 쓰기를 요구하는 인덱스를 바이트 접근이 가능한 NVRAM에 저장하는 시스템의 구조를 제안한다.

Keywords

References

  1. H. H. Kim, Y. J. Song, and S. Y. Lee, "Novel Integration Technologies for Highly Manufacturable 32Mb FRAM, " In Proceedings of the 2002 Symposium onVLSI Technologies, Digest of Technical Paper, pp.210-211.
  2. S. J. Ahn, Y. N. Hwang, and Y. J. Song, "Highly Reliable 50nm Contact Cell Technology for 256Mb PRAM, " In Proceedings of the 2005 Symposium on VLSI Technologies, Digest of Technical Paper, pp.98-99.
  3. F. Wang, "A Modified Architecture for High-Density MRAM," ACM SIGARCH Computer Architecture News, Vol.29, pp.16-22.
  4. H. G. Lee and N. Chang, "Energy-Aware Memory Allocation in Heterogeneous Non-Volatile Memory Systems, " In Proceedings of the 2003 International Symposium on Low Power Electronics and Design, pp.420-423.
  5. S. Ivanov, "Solid State Disk Architecture on the Basis of FRAM, " In Proceedings of the International Conference on Computer Systems and Technologies, pp.32-36.
  6. SQLite, http://www.sqlite.org
  7. Intel corporation, "3 Volt Synchronous Intel StrataFlash Memory," http://www.intel.com/.
  8. Samsung Electronics, "256M x 8 Bit / 128M x 16 Bit NAND Flash Memory," http://www.samsung-electronics.com/.
  9. NAND(K9F2G08U0M-Samsung Electronics), FeRAM(FM22L16, Ramtron), MRAM(MR4A08B-Everspin Technologies) Datasheet.
  10. Michael Owens, "The Definitive Guide to SQ Lite," Apress, 2006
  11. Goetz Graefe, Harumi Kuno, "Database software for non-volatile byte-addressable memory, hpi.hp.com, 2011
  12. Non-volatile Random Access Memory and NAN DFlash Memory Integrated Solid-State Drives with Adaptive Codeword Error Correcting Code for 3.6Times Acceptable Raw Bit Error Rate Enhancement and 97% Power Reduction, 2011
  13. G. Sun, Y. Joo, Y. Chen, D. Niu, Y. Xie, Y. Chen, and H. Li, "A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement," in HPCA-16:The 16th IEEE International Symposium on High-Performance Computer Architecture. IEEE, Jan 2010, pp. 141-153
  14. Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, Jude A. Rivers Scalable High Performance Main Memory System Using Phase-Change Memory Technology The 36th International Symposium on Computer Architecture (ISCA 2009)
  15. Hyo-Gi Sim, Kyounghon Yoon, Sungmin Park, HoyoungJung, Sooyong Kang, Jaehyuk Cha "A Study of the Merging Layers of the Storage System for Flash-Based DBMS", Journal of Digital Contents Society Vol.8 no.4 p593-600.