TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS

Vol. 14, No. 2, pp. 63-66, April 25, 2013



pISSN: 1229-7607 eISSN: 2092-7592

DOI: http://dx.doi.org/10.4313/TEEM.2013.14.2.63

Highly Productive Process Technologies of Cantilevertype Microprobe Arrays for Wafer Level Chip Testing

Jae-Hwan Lim and Jee-Youl Ryu

Department of Information and Communication Engineering, Pukyong National University, Busan 608-737, Korea

Woo-Chang Choi[†]

MEMS/NANO Fabrication Center, Busan Techno-Park, Busan 609-735, Korea

Received December 27, 2012; Revised January 22, 2013; Accepted January 23, 2013

This paper describes the highly productive process technologies of microprobe arrays, which were used for a probe card to test a Dynamic Random Access Memory (DRAM) chip with fine pitch pads. Cantilever-type microprobe arrays were fabricated using conventional micro-electro-mechanical system (MEMS) process technologies. Bonding material, gold-tin (Au-Sn) paste, was used to bond the Ni-Co alloy microprobes to the ceramic space transformer. The electrical and mechanical characteristics of a probe card with fabricated microprobes were measured by a conventional probe card tester. A probe card assembled with the fabricated microprobes showed good x-y alignment and planarity errors within $\pm 5~\mu m$ and $\pm 10~\mu m$, respectively. In addition, the average leakage current and contact resistance were approximately 1.04~nA and 0.054~ohm, respectively. The proposed highly productive microprobes can be applied to a MEMS probe card, to test a DRAM chip with fine pitch pads.

Keywords: Microprobes, Cantilever-type, MEMS, Highly productive process, Au-Sn bonding

1. INTRODUCTION

In order to improve the price competitiveness of semiconductor chips, the semiconductor market has recently required high performance, size reduction, and low unit prices. To this end, however, a great deal of investment costs and time are required, from the development of new high-performance semiconductor products, to their mass production. To improve product competitiveness, reduction in production costs and time is emerging as an important task. The overall semiconductor fabrication process is segmented into the processes of chip production on the wafer, testing, and packaging. While the production costs and period for semiconductors have greatly been reduced due to the investment in manufacturing facilities and the development of

new processes, technologies for the testing process at the wafer level have not kept pace with the speed of cost and time reduction. A probe card with a plurality of probes is an important component, which electrically connects semiconductor devices on the wafer with a semiconductor test system that tests whether the devices are defective or non-defective, prior to the packaging process. The probe card is increasingly of more and more importance [1-3]. As memories show increasingly higher levels of performance, and system large scale integrated circuit (LSI) devices offer increasingly higher densities, the sizes of semiconductor devices are relatively decreasing, resulting in reduced pad sizes, and fine pitches between pads [4,5]. Therefore, test systems to judge whether integrated circuit (IC) chips on a wafer are nondefective or defective also need to be developed rapidly, in line with semiconductor development technologies. Accordingly, fabrication technologies for probe cards that connect electrical signals between a test system and wafers are core technologies in the semiconductor testing process [6,7].

Probe cards can be classified into conventional cantilever-type, based on the horizontal array of probes by bending the ends of

Copyright ©2013 KIEEME. All rights reserved.

This is an open-access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0) which permits unrestricted nonommercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

 $^{^{\}dagger}$ Author to whom all correspondence should be addressed: E-mail: future2014@btp.or.kr

probe tips, the vertical type, based on the array from standing probe tips vertically [4,5,8,9], and the MEMS type, which forms probe tips by using micromachining technologies [10-13]. Until now, conventional cantilever-type probe cards have frequently been used, which are fabricated manually. However, as semiconductors have achieved high levels of integration over recent years, the pitches of the input and output pads of semiconductor chips have continued to decrease. Moreover, according to the progress in the development of system on chip (SoC) devices, probing technologies that can accommodate the complexity of the devices also need to be developed. Accordingly, the development of vertical (1.5 generation) or MEMS (2nd generation) probe cards is accelerating beyond that of conventional cantilever probe cards (1st generation) [13-15]. Conventional cantilever-type probe cards have the structure in which the ends of probe tips are bent, and thousands of probes are arrayed to fit the locations of chip pads. In order to fix the tension between probe tips at a certain level, probe tips with different thicknesses are used. However, if the number of test pads increases and the pitch between probe tips is reduced for high-density tests, distortion of probes can occur during a chip test. This distortion can easily cause a short with adjacent probes and leakage currents. For such reasons, it is difficult to perform multi-chip tests and high-frequency tests. In addition, as conventional cantilever-type probe cards require the molding of epoxy probes, these have the disadvantage that the repair of probe pins is impossible. Therefore, to overcome the problems of existing horizontal cantilever-type probe cards and realize high-density tests, the development of vertical and MEMS probe cards is actively underway. Vertical probe cards are more advantageous in tests of semiconductor devices with areaarray pads, and more convenient for the repair of probe pins. But, large pitches between the probe tips make these cards unsuitable for the tests involving applications to various semiconductor devices [4,5]. However, MEMS probe cards can be fabricated using variously shaped probes, which are made by MEMS process. Therefore, despite their high costs, MEMS probe cards have high levels of mechanical reliability and electrical characteristics, leading to their use in a wide range of fields, including memory [10-13], as the MEMS process can fabricate various shapes of probes with different application types. In addition, as the technologies realize shorter diameters and lengths compared to conventional tungsten probes, these have outstanding signal characteristics. In particular, with the utilization of MEMS technologies, probe cards can be made at the wafer level. As a result, test time and costs can be dramatically reduced, compared to existing manual assembly technologies, and superb performances can be derived, in terms of the accuracy of tips, and repeated tests. In addition, as the technologies can conduct prompt and reliable device tests in response to new packing methods, probe card fabrication technologies using the MEMS process are considered essential [16,17].

The present study proposed a fabrication process technology for simple and low-price three-dimensional cantilever-type MEMS probes that can test DRAM chips at the wafer level. For the fabrication process for low-price probes suited to large areas, conventional MEMS techniques, such as wet anisotropic etching, dry etching, metalizing, electro-plating, and bonding, were used on a silicon substrate. Finally, the mechanical and electrical characteristics of the fabricated probes, in terms of leakage current, contact resistance, planarity and x-y alignment tests, were evaluated, using the probe card tester, PRVX2.

2. DESIGN AND FABRICATION OF **MICROPROBES**

Figure 1(a) shows a schematic diagram of a conventional probe




Fig. 1. Schematic diagrams of (a) conventional probe card and (b) microprobe array.

card. A conventional probe card is composed of microprobe arrays, a ceramic space transformer, top stiffener, bottom stiffener, PCB, and interposers that electrically connect the PCB and the space transformer, as well as act as a spring for planarization of a probe card. Figure 1(b) is a magnified image of the microprobe arrays. In general, they should be designed to have an overdrive of 100 µm at 4 gf contact force, and displacement up to the overdrive of 150 $\mu m.$ In terms of design, probe beams and probe tips were designed to withstand 150 µm or higher overdrives, through cantilever-related formulas and simulations [9].

The fabrication process for a cantilever-type MEMS probe card with its microprobes is shown in Figure 2 [8,9]. The substrate for the fabrication of the probes was a 6-inch, p-type, (100) silicon wafer, with thickness of 650 μm. After initial cleaning, a 1 μmthick wet thermal oxidation film was grown on a silicon wafer (Fig. 2(a)). Thereafter, the oxidation film was etched through the photolithography process, using a GXR601 photoresist and the reactive ion etching (RIE) method. A part of each microprobe tip was formed through dry etching with the deep reactive ion etching (DRIE) method, while employing the etch window opening formed as an etch mask for silicon. The conditions for the DRIE process used in the dry etching of silicon are shown in Table 1. Thereafter, the pointed shape of the probe tip was completed through wet etching with potassium hydroxide (KOH) solutions (Fig. 2(b)). Using a sputtering method, titanium (Ti) and copper (Cu) were deposited with the respective thicknesses of 50 nm and 300 nm, to form the seed layers. After this, the shape of a probe beam was built using a THB-151N photoresist on the Cu seed layer (Fig. 2(c)). Thereafter, according to the electro-plating conditions in Table 2, each microprobe was plated with nickelcobalt (Ni-Co) alloy, and then polished to the thickness of 60 µm (Fig. 2(d)). With the removal of the photoresists and seed layers, the fabrication process for probes on the wafer was completed (Fig. 2(e)). In order to define bumps on the space transformer, photolithography process was conducted using photo-sensitive dry film. The photo-sensitive dry film with a thickness of 250 µm was laminated on the space transformer using a vacuum laminator. Then the patterns were defined by conventional exposure, and developing process. Subsequently, nickel (Ni) was electroplated in dry film mold, and polished to 200 µm (Fig. 2(f)). To make arrays of the probes on the space transformer, a bonding process is essential. In this study, gold-tin (Au-Sn) paste was used as the solder materials for bonding. Using a screen printing process, a gold-tin paste was patterned on the area of the space transformer, to which probes will be bonded (Fig. 2(g)). Thereafter, the wafer and the space transformer were bonded using a flip-chip bonder at a temperature of 300°C (Fig. 2(h)), and then,




Fig. 2. Fabrication procedure of the MEMS probe card.

Table 1. DIRE process conditions for the microprobe tips.

Etching conditions		
SF ₆	200 sccm	
ICP power	2 kW	
RF power	30 W	
Etch time	8 seconds/cycle	
Deposition conditions		
C_4F_8	120 sccm	
ICP power	1.5 kW	
RF power	10 W	
Deposition time	3 seconds/cycle	

Table 2. Ni-Co electroplating bath composition and parameters.

Electroplating bath composition	
Nickel sulfamate	100 g/l
Cobalt sulfamate	6 g/l
Boric acid	45 g/l
Wetting agent	1 ml/l
Electroplating parameters	
Current density	10 mA/cm ²
Temperature	55℃
pН	3.8 ~ 4.2

as the final step, the silicon substrate and the seed layers were all removed in KOH solutions (Fig. 2(i)). In this paper, we reduced several process times and consumable materials compared to the previous developed MEMS probes [10]. We reduced one DRIE process of the fabrication steps for probes on the wafer. In addition, another sacrificial silicon wafer, including photolithography, DRIE, oxidation, and ceramic bonding processes, was essential in previous study for bump fabrication on the space transformer. However, a series of expensive processes and another sacrificial silicon wafer were replaced with a conventional dry film lithography method in our study, using thick photo-sensitive dry film and vacuum laminator. By reducing the fabrication steps and consumable materials in this research, we developed more highly productive process technologies for MEMS probes than others.




Fig. 3. Photographs of the fabricated MEMS probes: (a) microprobe, (b) close-up view of the bump, and (c) close-up view of the tip.




Fig. 4. *x-y* alignment error of the fabricated probe.

3. RESULTS AND DISCUSSION

Figure 3(a) shows a SEM image of a microprobe composed of a tip, beam, and bump. Figure 3(b) is a magnified image of the bonding area between microprobes and the space transformer. This shows that the probe and the bump are well bonded by the Au-Sn alloy solder, and accurately arrayed. Figure 3(c) is a magnified image of the probe tip, showing that a pyramid shape is accurately formed.

The space transformer with microprobes is combined with the PCB, in order to measure the x-y alignment, planarity, leakage current, and contact resistance. These characteristics were measured with the probe card tester, PRVX2 [8,9]. The mechanical characteristics of conventional probe cards should be an x-y alignment of 8 μ m or lower, and a planarity of 15 μ m or lower [11]. Moreover, electrical characteristics, such as a contact resistance of 1 Ω or lower, and a leakage current of 10 nA or lower, are required [13]. The above mentioned characteristics were evaluated on 200 probes fabricated in the present study. As shown in Figs. 4 and 5, these fabricated probes exhibited x-y alignment each of \pm 5 μ m and planarity of \pm 10 μ m. As shown in Figs. 6 and 7, they




Fig. 5. Planarity of the fabricated probe.




Fig. 6. Leakage current of the fabricated probe.




Fig. 7. Contact resistance of the fabricated probe.

also revealed an average leakage current of around 1.04 nA, and an average contact resistance of 0.054 Ω . These measured values satisfied the specifications of the probe card to measure DRAM chips.

4. CONCLUSIONS

In the present study, cantilever-type microprobe arrays for the measurement of DRAM chips were fabricated, and their mechanical and electrical characteristics were analyzed. The microprobe arrays were fabricated using a conventional MEMS process with manufacturability, and a Ni-Co alloy was used as their materials. An Au-Sn paste was used for the bonding of the probes fabricated with the space transformer. Final probe arrays were completed by completely removing silicon after the bonding. The electrical and mechanical characteristics of the fabricated probes were measured by combining the space transformer with the microprobe arrays and the PCB. The x-y alignment and

the planarity were each ±5 µm and ±10 µm respectively. The average leakage current and the average contact resistance were about 1.04 nA and 0.054Ω respectively. As the proposed fabrication technology for cantilever-type microprobe arrays is capable of realizing fine pitches between probes and securing manufacturability, it is considered a suitable technology to fabricate the probe arrays of probe cards for DRAM chip tests.

REFERENCES

- M. Beiley, J. Leung and S. S. Wong, IEEE T Compon. Pack. T. B 18, 184 (1995) [DOI: http://dx.doi.org/10.1109/96.365507].
- M. D. Cooke, and D. Wood, Microsyst. Technol. 12, 1037 (2006) [DOI: http://dx.doi.org/10.1007/s00542-006-0118-y].
- M. Zargari, J. Leung, S. S. Wong, and B. A. Wooley, IEEE. J. Solid-St. Circ. 34, 1118 (1999) [DOI: http://dx.doi. org/10.1109/4.777110].
- [4] T. Hauck, W. H. Müller, and I. Schmadlak, Microsyst. Technol. 16, 1909 (2010) [DOI: http://dx.doi.org/10.1007/s00542-010-1115-81
- T. H. Lin, H. Yang, C. K. Chao, and M. S. Yeh, Microsyst. Technol. 16, 1215 (2010) [DOI: http://dx.doi.org/10.1007/s00542-009-0964-5].
- F. Wang, X. Li, and S. Feng, J. Micromech. Microeng. 18, 1 (2008) [DOI: http://dx.doi.org/10.1088/0960-1317/18/5/055008].
- F. Wang, X. Li, N. Guo, Y. Wang, and S. Feng, J. Micromech. Microeng. 16, 1215 (2006) [DOI: http://dx.doi.org/10.1088/0960-1317/16/7/014].
- [8] W. C. Choi and J. Y. Ryu, Microsyst. Technol. 17, 143 (2011) [DOI: http://dx.doi.org/10.1007/s00542-010-1159-9].
- W. C. Choi and J. Y. Ryu, Microsyst. Technol. 18, 333 (2012) [DOI: http://dx.doi.org/10.1007/s00542-012-1445-9].
- B. H. Kim and J. B. Kim, J. Micromech. Microeng. 18, 1 (2008) [DOI: http://dx.doi.org/10.1088/0960-1317/18/7/075031].
- [11] B. H. Kim, H. C. Kim, S. D. Choi, K. Chun, J. B. Kim, and J. H. Kim, J. Micromech. Microeng. 17, 1350 (2007) [DOI: http:// dx.doi.org/10.1088/0960-1317/17/7/018].
- [12] S. Park, B. Kim, J. Kim, S. Paik, B. D. Choi, I. Jung, K. Chun, and D. I. Cho, J. Micromech. Microeng. 12, 650 (2002) [DOI: http:// dx.doi.org/10.1088/0960-1317/12/5/321].
- [13] B. H. Kim, H. C. Kim, K. Chun, J. Ki, and Y. Tak, Jpn. J. Appl. Phys. 43, 3877 (2004) [DOI: http://dx.doi.org/10.1143/ JJAP.43.3877].
- [14] Y. Zhang and R. B. Marcus, IEEE J. Microelectromech. S. 8, 43 (1999) [DOI: http://dx.doi.org/10.1109/84.749401].
- [15] L. S. Stephens, K. W. Kelly, S. Simhadri, A. B. McCandless, and E. I. Meletis, IEEE J. Microelectromech. S. 10, 347 (2001) [DOI: http://dx.doi.org/10.1109/84.946780]
- [16] E. Mazza, S. Abel, and J. Dual, Microsyst. Technol. 2, 197 (1996) [DOI: http://dx.doi.org/ 10.1007/BF02739559].
- Y. M. Kim, H. C. Yoon, and J. H. Lee, ETRI J. 27, 433 (2005) [DOI: http://dx.doi.org/ 10.4218/etrij.05.0104.0080].