

Improved Charge Pump with Reduced Reverse Current

Kiuk Gwak, Sang-Gug Lee, and Seung-Tak Ryu

Abstract—A highly efficient charge pump that minimizes the reverse charge sharing current (in short, reverse current) is proposed. The charge pump employs auxiliary capacitors and diode-connected MOSFET along with an early clock to drive the charge transfer switches; this new method provides better isolation between stages. As a result, the amount of reverse current is reduced greatly and the clock driver can be designed with reduced transition slope. As a proof of the concept, a 1.1V-to-9.8 V charge pump was designed in a 0.35 μm 18 V CMOS technology. The proposed architecture shows 1.6 V ~ 3.5 V higher output voltage compared with the previously reported architecture.

Index Terms—Charge pump, Reverse current, DC-DC converter, MEMS microphone

I. INTRODUCTION

Charge pump is one type of DC-DC converter that is often used to produce higher DC voltage from a given supply. The simple structure of it makes charge pump popular in applications such as read/write operation of EEPROM and MEMS MIC, which have relatively low load current with moderate ripple requirements [1-8]. Especially for the applications that require extremely low load current such as for capacitive load (e.g. MEMS microphone which consumes only few nA), charge pump is an ideal candidate for supply generation because of its compactness and low power consumption.

Among various designs, Wu and Chang's architecture

[2], based on Dickson's charge pump [1], is a representative one. They developed a charge pump that replaces diodes with switches to achieve higher voltage conversion ratio. However, the reverse current in that structure, caused by the finite rising time of the clock, limits the voltage conversion gain and makes it difficult to predict the output voltage. Thus, for higher output voltage, more stages than the theoretically expected is required.

Several advanced designs with focuses on CMOS reliability, higher load current driving ability, and small chip area [3-5] have been published. Nevertheless, those designs are not suitable for the applications where low input voltage is given and when transistors have relatively high threshold voltages. For example, in Ker's design [5], the maximum gate-source voltage was restricted under VDD. Hence, unless VDD is over the threshold voltage of a given transistor, the charge pump is not able to perform properly. Further modifications [6, 7] show the higher power efficiency and smaller chip area, but they require a complicated timing control of the clock signal.

In this work, we suggest an improved structure of [2] by eliminating the reverse current path with a modified switch control circuit.

II. PREVIOUS CHARGE PUMP

Three consecutive stages of the charge pump of [2] are shown in Fig. 1. Assume the circuit is in steady-state. When CLK changes from 0 to V_{DD} (when CLKB, the inverse of CLK, falls), the nth stage output, V_n, increases by ΔV and the voltages of neighboring stages reduce by the same amount. Consequently, the auxiliary NMOS switch, SW_{auxN}, for the control of nth charge transfer




Fig. 1. Circuit diagram of Wu and Chang's charge pump [2].

switch, SW_{ct_n} , turns on by $V_n - V_{n-1} = 2\Delta V$ and the PMOS switch, SW_{auxP} , turns off. Thus, V_{g_n} falls from V_{n+1} to V_{n-1} and turns off SW_{ct_n} , and $V_{g_{n-1}}$ and $V_{g_{n+1}}$ rise to turn on the $(n-1)^{th}$ and $(n+1)^{th}$ charge transfer switches, $SW_{ct_{n-1}}$ and $SW_{ct_{n+1}}$. Hence, the $(n+1)^{th}$ stage is charged up to the peak voltage of V_n . Similarly, when CLK falls (CLKB rises), V_{n+1} is charged by ΔV . Thus, the output voltage of the charge pump with n stages is determined as

$$V_{out} = V_{DD} - V_d + n\Delta V \quad (1)$$

where V_d is the voltage drop of diode, which is required at the output stage [2]. Ideally, ΔV should be close to V_{DD} . However, the parasitic capacitance at each node and the unwanted reverse currents cause ΔV to be smaller than V_{DD} . Since the parasitic capacitance effect is not significant and can be overcome with ease by increasing unit capacitance C_u , the reverse current effect becomes the dominant loss factor.

Fig. 2 shows detailed voltage waveform of each node of the circuit in Fig. 1 when CLK changes from 0 to V_{DD} . At $t=t_0$, V_n and V_{n-1} have the same value due to the closed SW_{ct_n} with $V_{g_n} = V_{n+1}$, and V_{n+1} is higher than V_n by $2\Delta V$. As CLK rises (CLKB falls), V_n increases, and V_{n+1} and V_{n-1} deviate from each other via the finite resistance of SW_{ct_n} . Ideally, SW_{ct_n} must be turned off completely as soon as CLK changes to high in order to prevent the reverse current from V_n to V_{n-1} , which reduces the charge pumping efficiency. This is the reverse current, $I_{reverse1}$ in Fig. 1. However, SW_{auxN} does not turn on until $V_n - V_{n-1} (=V_{GS}$ of SW_{auxN}) reaches the




Fig. 2. Operation of the charge pump in Fig. 1.

NMOS threshold, V_{thN} , and, thus, V_{g_n} is tied to V_{n+1} and, thus, SW_{ct_n} stays on. As time passes $t=t_1$, $V_n - V_{n-1}$ becomes larger than V_{thN} and SW_{auxN} turns on. Since SW_{auxP} is still on strongly, this makes another reverse current, $I_{reverse2}$, from V_{n+1} to V_{n-1} via SW_{auxP} and SW_{auxN} while $I_{reverse1}$ still exists. After $t=t_2$, SW_{ct_n} turns off ($V_{g_n} - V_{n-1} < V_{thN}$) and $I_{reverse1}$ becomes zero. When $t > t_3$, SW_{auxP} turns off ($V_{n+1} - V_n < V_{thP}$) and $I_{reverse2}$ becomes zero. Here, V_{thP} is the threshold voltage of PMOS. To sum up, the charge pumping stages work ideally only after $t=t_3$ with no reverse current.

threshold and to guarantee a constant body-to-source voltage of $2\Delta V$. This choice has been made so that the on-resistance of $SW_{ct,n}$ increases to reduce the reverse current while guaranteeing that $V_{thN,B}$ is smaller than $2\Delta V$. This approach also solves the increasing threshold problem of $SW_{ct,n}$ as stage goes to the output in [2].

When $t=t_1$, SW_{auxN} starts to turn on, similarly to the case in Figs. 1 and 2, because its V_{GS} exceeds the threshold, V_{thN} . However, since stages are not connected to each other via the auxiliary switches, the reverse current through them ($I_{revers2}$ in Fig. 1) is completely eliminated. Even though some amount of charge can be shared between $V_{n,aux}$ and V_{n-1} , the effect is negligible because $V_{n,aux}$ always has higher voltage than V_{n-1} and their capacitance difference is huge ($C_u > C_{aux}$). Actually, this helps turning off $SW_{ct,n}$ by dropping $V_{g,n}$ earlier than the ideal case. Furthermore, if t_d becomes sufficiently long, SW_{auxP} turns off earlier than SW_{auxN} 's turn-on, which removes the charge sharing between C_u and C_{aux} .

When t passes t_2 , $V_{g,n}-V_{n-1}$ becomes smaller than $V_{thN,B}$ and $SW_{ct,n}$ turns off. Note that the time for $I_{reverse1}$ is shorter than that in [2] not only because the threshold voltage of $SW_{ct,n}$ is increased from V_{thN} to $V_{thN,B}$ but also because the starting level of $V_{g,n}$ (i.e. $V_{n,aux}$ when CLK_{EB} goes low) is lowered by the diode voltage drop $V_D=V_{thN}$ and CLK_{EB} starts to decrease earlier. As t passes t_3 , SW_{auxP} turns off due to $V_{g,n}-V_{n-1} < V_{thN,B}$. For the remaining time until CLK reaches V_{DD} , the charge pump works ideally.

Consequently, compared to Wu and Chang's architecture the reverse currents through all the paths are reduced significantly in the proposed work.

IV. RESULTS

The proposed charge pump was designed for a 0.35 μm 1P4M 18 V CMOS technology. Typical threshold voltage of NMOS is 0.8 V and that of PMOS is 1.1 V. For all designs, 18V PIP capacitors are used. For both charge pumps, [2] and the proposed one, the total capacitance was kept the same for fair comparison.

To verify the effect of the reduced reverse currents, rising time of CLK, t_r , was varied. At zero load current (assumed capacitive load driving such as MEMS microphone), the output voltages after the last stage diode are plotted in Figs. 5 and 6 under a 1.1 V input

(V_{DD}) condition and 5 MHz clock frequency.

Fig. 5 shows the simulated outputs of 10-stage charge pumps with the structure in [2] and the proposed one. Solid and dotted lines represent the proposed and Wu and Chang's architecture, respectively. As the unit capacitance increases, the effect of the parasitic capacitance at each node is reduced and thus the output voltage increases.

For the proposed architecture, the output voltage variation is less than 1% when the rising/falling time of the clock varies from 0 s to 4 ns. On the other hand, for Wu and Chang's architecture, the output voltage varies over 30% of the expected value due to the reverse current caused by the finite clock rising time of the clock. The unit capacitance (C_u) and auxiliary capacitance (C_{aux}) of the proposed architecture is chosen to be 294 fF and 48 fF, respectively. Consequently, the unit capacitance of 344 fF is used for the architecture of [2].

Fig. 6 compares the output voltages of the two designs for different number of stages. Apparently, ΔV of the proposed architecture stays near V_{DD} in all conditions. On the other hand, ΔV of [2] is quite smaller than V_{DD} and seriously decreases as t_r increases. Note that t_d is set to be half of t_r in this simulation. As long as t_d is over half of t_r , the accuracy of t_d barely affects the performance of the charge pump.

Layout of the proposed and Wu and Chang's are shown in Fig. 7. Although the unit capacitance of the proposed architecture(top) is smaller, total area including auxiliary capacitors is similar for both the proposed and Wu and Chang's architecture (bottom), $182 \times 125 \mu\text{m}^2$.




Fig. 5. Simulated output voltages of 10-stage of Wu and Chang's charge pump and the proposed charge pump with varying unit capacitance and 1.1V V_{DD} and 1 pF capacitive load.




Fig. 6. Simulation results for Wu and Chang's and the proposed charge pump with various t_r and the number of stages when 1 pF capacitive load is used.




Fig. 7. Layout of the proposed charge pump (top) and Wu and Chang's charge pump (bottom). The sizes of outlines for both layout are about $182 \times 125 \mu\text{m}^2$.

Fig. 8 shows the post-simulation results of both charge pumps with 10 stages with 5 MHz clock. When the load current is zero, compared to the pre-simulation results in Fig. 5, the output voltage is degraded approximately by 1.3 V due to the parasitic capacitance of the body connections of NMOS and PMOS. Because small unit capacitance is employed, the output voltage degrades rapidly as the load current increases. However, the proposed architecture shows higher output voltages than [2] in all cases. Note that, as shown in Fig. 5, 6, 7, and 8, the performance of the proposed architecture is not limited by the small unit capacitance and no load condition.

Consequently, it is verified that the proposed architecture outperforms the conventional charge pump




Fig. 8. Post-simulation results for 10 stages of Wu and Chang's charge pump and the proposed charge pump with various t_r and load current with 1 pF capacitor in parallel. 5 MHz clock frequency is used, and t_d is set to the half of t_r .

owing to the reduced reverse current. This advantage allows the designer to use a smaller clock buffer and less number of stages for lower power consumption and small area. Since the proposed architecture is insensitive to the slope of the clock edge, the discrepancy between the design and measurement results is decreased. Unfortunately, however, we could not measure the fabricated chip because of the error in I/O design.

V. CONCLUSIONS

A new charge pump architecture for reduced reverse current is presented. Based on Wu and Chang's architecture, the proposed architecture employs an additional diode and capacitor to isolate each stage. In addition, intentional body bias and an early clock are employed to further reduce the reverse current. As a result, the proposed charge pump has higher output voltage and robustness to the variation of the clock with a chance of lower power design.

ACKNOWLEDGMENTS

This work was supported by the National Research Foundation of Korea Grant funded by the Korea government (MEST) (No. NRF-2010-0001546). The CAD tools were supported by IDEC of KAIST.

REFERENCES

- [1] John F. Dickson, "On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique," *Solid-State Circuits, IEEE Journal of*, Vol.11, No.3, pp. 374-378, Jun., 1976.
- [2] Jieh-Tsorng Wu and Kuen-Long Chang, "MOS Charge Pumps for Low-Voltage Operation," *Solid-State Circuits, IEEE Journal of*, Vol.33, No.3, pp.592-597, Apr., 1998.
- [3] Roberto Pelliconi, et al., "Power Efficient Charge Pump in Deep Submicron Standard CMOS Technology," *Solid-State Circuits, IEEE Journal of*, Vol.38, No.6, pp.1068-1071, Jun., 2003.
- [4] Ming-Dou ker, Shih-Lun Chen, and Chia-Shen Tsai, "Design of Charge Pump Circuit with Consideration of Gate-Oxide Reliability in Low-Voltage CMOS Processes," *Solid-State Circuits, IEEE Journal of*, Vol.41, No.5, pp.1100-1107, May, 2006.
- [5] Kyeong-Pil Kang and Kyeong-Sik Min, "Charge Pump Circuits with Low Area and High Power Efficiency for Memory Applications," *Semiconductor Technology and Science, Journal of*, Vol.6, No.4, pp.257-263, Dec., 2006.
- [6] Takanori Yamazoe, Hisanobu Ishida, and Yasutaka Nihongi, "A Charge Pump that Generates Positive and Negative High Voltages with Low Power-Supply Voltage and Low Power Consumption for Non-volatile Memories," *Circuits and Systems, IEEE International Symposium on*, pp.988-991, 2009.
- [7] Yi-Hsin Weng, Hui-Wen Tsai, and Ming-Dou Ker, "Design of Charge Pump Circuit in Low-Voltage CMOS Process with Suppressed Return-Back Leakage Current," *IC Design and Technology, IEEE International Conference on*, pp.155-158, 2010.
- [8] Du-Hwi Kim, Ji-Hye Jang, Liyan Jin, Pan-Bong Ha, and Young-Hee Kim, "Design of an EEPROM for a MCU with the Wide Voltage Range," *Semiconductor Technology and Science, Journal of*, Vol.10, No.4, pp.316-324, Dec., 2010.



Kiuk Gwak received the B.S. and M.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Korea, in 2010 and 2011, respectively. He is currently pursuing the Ph.D. degree at the department of electrical and electrical engineering in KAIST. His interest includes analog circuit and data converter design and brain reverse engineering.



Sang-Gug Lee received a B.S. degree in electronic engineering from Kyungpook National University, Korea, in 1981, and M.S. and Ph.D. degrees in electrical engineering at the University of Florida, Gainesville, in 1989 and 1992, respectively. In 1992, he joined Harris Semiconductor, Melbourne, Florida, where he was engaged in silicon-based RFIC design. From 1995 to 1998, he was with Handong University, Pohang, Korea, as an Assistant Professor in the School of Computer and Electrical Engineering. From 1998 to 2009, he was with the Information and Communications University, Daejeon, Korea, where he became a Professor. Since 2009, he has been with the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in the Department of Electrical Engineering as a Professor. His research interests include CMOS-based RF, analog, and mixed mode IC design for various radio transceiver applications. More recently, his research has focused on low-power transceivers and extreme high-frequency (THz) circuit design based on CMOS technology, and display and energy-harvesting IC design.



Seung-Tak Ryu (M'06) received the B.S. degree in electrical engineering from Kyungpook National University, Korea, in 1997, and the M.S. and Ph.D. degrees from Korea Advanced Institute of Science and Technology (KAIST) in 1999 and 2004, respectively.

From 2001 to 2002, he was with University of California at San Diego as a visiting researcher sponsored through the Brain Korea 21 (BK21) program. In 2004, he joined Samsung Electronics, Kiheung, Korea where he was involved in mixed-signal IP design. From 2007 to 2009, he was with the Information and Communications University (ICU), Daejeon, Korea, as an Assistant Professor. Since 2009, he has been with Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in the Department of Electrical Engineering as an Assistant Professor. His research interests include analog and mixed signal IC design with an emphasis on data converters.