Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A 4-parallel Scheduling Architecture for High-performance H.264/AVC Deblocking Filter

고성능 H.264/AVC 디블로킹 필터를 위한 4-병렬 스케줄링 아키텍처

  • Ko, Byung-Soo (Department of Computer Engineering, Kwangwoon University) ;
  • Kong, Jin-Hyeung (Department of Computer Engineering, Kwangwoon University)
  • 고병수 (광운대학교 컴퓨터공학과) ;
  • 공진흥 (광운대학교 컴퓨터공학과)
  • Received : 2012.04.25
  • Accepted : 2012.07.17
  • Published : 2012.08.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we proposed a parallel architecture of line & block edge filter for high-performance H.264/AVC deblocking filter for Quad Full High Definition(Quad FHD) video real time processing. To improve throughput, we designed 4-parallel block edge filter with 16 line edge filter. To reduce internal buffer size and processing cycle, we scheduled 4-parallel zig-zag scan order as deblocking filtering order. To avoid data conflicts we placed 1 delay cycle between block edge filtering. We implemented interleaving buffer, as internal buffer of block edge filter, to sharing buffer for reducing buffer size. The proposed architecture was simulated in 0.18um standard cell library. The maximum operation frequency is 108MHz. The gate count is 140.16Kgates. The proposed H.264/AVC deblocking filter can support Quad FHD at 113.17 frames per second by running at 90MHz.

본 연구에서는 Quad FHD의 고해상도 동영상을 실시간 처리하는 고성능 H.264/AVC 디블로킹필터를 설계하였다. 연산처리 성능을 향상시키기 위해 라인에지필터 16개를 4개의 블록에지필터로 병렬 설계하였으며, 내부버퍼 크기와 연산 사이클을 줄이기 위해 H.264/AVC 디블로킹 필터 순서를 4단 병렬 지그재그 스캔 순서로 스케줄링하였다. 그리고 블록에지필터 연산 간 1사이클의 지연시간을 두어 데이터 충돌을 방지하고, 블록에지필터 간 내부버퍼를 인터리빙 버퍼로 구현하여 내부버퍼 크기를 줄였다. 0.18um 공정에서 시뮬레이션한 결과, 최대 동작주파수가 90MHz이며, 게이트 수는 140.16 Kgates이다. 제안하는 H.264/AVC 디블로킹필터는 동작주파수 90MHz에서 Quad FHD급 동영상($3840{\times}2160$)을 초당 113.17프레임으로 실시간 처리가 가능한 결과이다.

Keywords

References

  1. http://www.nhk.or.jp/digital/en/superhivision/
  2. A. Joch, F. Kossentini, H. Schwarz, T. Wiegand, and G. J. Sullivan,"Performance comparison of video coding standards using Lagragian coder control," in Proc. IEEE Int. Conf. Image Processing (ICIP'02), 2002, pp. 501-504.
  3. P. List, A. Joch, J. Lainema, G. Bjontegaard, and M. Karczewicz, "Adaptive deblocking Filter", IEEE Trans, Circuits System for Video Technology, vol. 13, no, 7, pp.614-619, 2003. 7. https://doi.org/10.1109/TCSVT.2003.815175
  4. M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro, "H.Z64/AVC Baseline Profile Decoder Complexity Analysis", IEEE Trans. on Circuits and Syst. Video Technol., vol. 13, no.7, pp.704-716. July 2003. https://doi.org/10.1109/TCSVT.2003.814967
  5. Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C.Wang, T. H. Chang, and L. G. Chen, "Architecture design for de-blocking filter in H.264/JVT/AVC," in Proc. IEEE Conf. Multimedia Expo, 2003, pp. 693--696., 2003
  6. Shih-Chien Chang, Wen-Hsiao Peng, Shih-Hao Wang, and Tihao Chiang, "A platform based bus-interleaved architecture for de-blocking filter in H.264/MPEG-4 AVC", IEEE. Transactions on Consumer Electronics, Vol. 51, pp. 249-255, 2005 https://doi.org/10.1109/TCE.2005.1405728
  7. Tsu-Ming Liu, Wen-Ping Lee, Ting-An Lin and Chen-Yi Lee, "A memory-efficient deblocking filter for H.264AVC video coding", IEEE Int'l Symposium on Circuit and Systems, 2005.
  8. Chao-Chung Cheng, Tian-Sheuan Chang and Kun-Bin Lee, "An In-Place Architecture for the Deblocking Filter in H.264/AVC" ,IEEE Transactions on Circuits and Systems, Vol. 53, NO. 7, 2006. 7.
  9. Sebastian Lopez, Felix Tobajas, Gustavo M. Callico, Pedro A. Perez, Valentin de Armas, Jose F. Lopez, and Roberto Sarmiento, "A Novel High Performance Architecture for H.264/AVC Deblocking Filtering", ETRI Journal, vol.29, no.3, pp.396-398., 2007. 6. https://doi.org/10.4218/etrij.07.0206.0234
  10. 이성만, 박태근, "H.264/AVC를 위한 디블록킹 필터의 효율적인 VLSI 구조", 2008년 7월 전자공학회 논문지 제 45 권 SD 편 제 7 호, p. 52-60, 2008. 7.
  11. Chung-Ming Chen and Chung-Ho Chen, "Configurable VLSI Architecture for Deblocking Filter in H.264/AVC", IEEE Trans. VLSI systems, vol. 16, no. 8, pp. 1072-1082, 2008. 8. https://doi.org/10.1109/TVLSI.2008.2000516
  12. Tsung-Han Tsai and Yu-Nan Pan, "High efficient H.264/AVC deblocking filter architecture for real-time QFHD," IEEE Trans. Consumer Electronics, vol. 55, no. 4, Nov. 2009.
  13. Muhammad Nadeem, Stephan Wong, Georgi Kuzmanov, Ahsan Shabbir, "A High-throughput, Area-efficient Hardware Accelerator for Adaptive Deblocking Filter in H.264/AVC," IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-Time Multimedia, pp. 18-27, 2009.
  14. Cheng-Hao Chen, Chih-Hao Chang, Kuan-Hung Chen, "High-throughput de-blocking filter accelerator for high-resolution H.264/AVC/SVC decoding," In Proc. International Symposium on Next-Generation Electronics (ISNE), pp. 211-214, Nov. 2010.