참고문헌
- Cena. G, Cereia. M, Scanzio. S, Valenzano. A, Zunino. C, "A high-performance CUDA-based computing platform for industrial control systems," In Proceedings of the Industrial Electronics 2011 IEEE International Symposium, pp.1169-1174, Gdansk, Poland, Jun. 2011.
- Maruyama N, Nukada A, Matsuoka S, "A High-Performance Fault-Tolerant Software Framework for Memory on Commodity GPUs," In Proceedings of 24th IEEE International Symposium on Parallel & Distributed Processing, pp.1-12, Atlanta, USA, Apr. 2010.
- Jishen Zhao, Xiangyu Dong, Yuan Xie, "An Energy-Efficient 3D CMP Design with Fine-Grained voltage Scaling," In Proceedings of Design, Automation & Test in Europe Conference & Exhibition, pp.1-4, Grenoble, France, Mar. 2011.
- D. H. Kim, K. Athikulwongse, S. K. Lim, "A Study of Through-Silicon-Via Impact on the 3D Stacked IC Layout," In Proceedings of the 2009 International Conference on Computer-Aided Design, pp.674-680, California, USA, Nov. 2009.
- Joyner J. W, Zarkesh Ha P, Meindl J. D, "A Stochastic Global Net-length Distribution for a Three-Dimensional System on Chip (3D-SoC)," In Proceedings of the 14th IEEE International ASIC/SOC Conference, pp.147-151, Arlington, USA, Sep. 2001.
- K. Puttaswamy, and G. H. Loh, "Thermal Analysis of a 3D Die Stacked High Performance Microprocessor," In Proceedings of ACM GreatLakes Symposium on VLSI, pp.19-24, Philadelphia, USA, May. 2006.
- J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. Yousif, and C. Das, "A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures," In Proceedings of the International Symposium on Computer Architecture, pp.138-149, San Diego, USA, Jun. 2007.
- F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, and M. Kandemir, "Design and Management of 3D Chip Multiprocessors Using Network-in-Memory," In Proceedings of the International Symposium on Computer Architecture, pp.130-141, Boston, USA, May. 2006.
- J. D. Owens, M. Houston, D. Luebke, S. Green, J. E. Stone, J. C. Phillips, "GPU computing," In Proceedings of IEEE, Vol. 96, no. 5, pp.879-899, California, USA, May. 2008. https://doi.org/10.1109/JPROC.2008.917757
- M. R. Thistle, B. J. Smith, "A processor architecture for Horizon," In Proceedings of SuperComputing, Vol. 1, Florida, USA, Nov. 1988.
- Jiayan Meng, David Tarjan, Kevin Skadron, "Dynamic Warp Subdivision for Integrated Branch and Memory Divergence Tolerance," In Proceedings of the 37th annual international symposium on Computer architecture, pp.235-246, Saint-Malo, France, Jun. 2010.
- Jaekyu Lee, Lakshminarayana N. B, Hyesoon Kim, Vuduc R, "Many-Thread Aware Prefetching Mechanisms for GPGPU Applications," In Proceedings of 43rd Annual IEEE/ACM International Symposium on Microarchitecture, pp.213-224, Georgia, USA, Dec. 2010.
- Eddy Z. Zhang, Yunlian Jiang, Ziyu Guo, Kai Tian, Xipeng Shen, "On-the-Fly Elimination of Dynamic Irregularities for GPU Computing," In Proceedings of the 16th International Conference on Architectural support for programming languages and operating systems, pp.369-380, California, USA, Mar. 2011.
- D. Burger, T. M. Austin, S. Bennett, "Evaluating future microprocessors: the SimpleScalar tool set," Technical Report TR-1308, University of Wisconsin-Madison Computer Sciences Department, Jul. 1997.
- A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, T. M. Aamodt, "Analyzing CUDA Workloads Using a Detailed GPU Simulator," In Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software, pp.163-174, Miami, USA, Apr. 2009.
- Chang D. W, Jenkins C. D, Garcia P. C, Gilani S. Z, Aguilera P, Nagarajan A, Anderson M. J, Kenny M. A, Bauer S. M, Schulte M. J, Compton K, "ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing," In Proceedings of International Conference on Field Programmable Logic and Applications, pp.408-413, Milano, Italy, Sep. 2010.
- Goswami N. Shankar R. Joshi M. Tao Li, "Exploring GPGPU Workloads: Characterization Methodology, Analysis and Microarchitecture Evaluation Implications," In Proceedings of IEEE International Symposium on Workload Characterization, pp.1-10, Georgia, USA, Dec. 2010.
- Bakhoda A, Kim J, Aamodt T. M, "Throughput-Effective On-Chip Networks for Manycore Accelerators," In Proceedings of the 43th Annual IEEE/ACM International Symposium on Microarchitecture, pp.421-432, Georgia, USA, Dec. 2010.
- Samsung 512Mbit GDDR3 SDRAM, http://www.samsung.com/global/system/business/semicond uctor/product/2008/5/22/841580ds_k4j52324qh_rev10.pdf.
- Booksim interconnection network simulator, http://nocs.stanford.edu/booksim.html.
피인용 문헌
- GPU를 이용한 기타의 음 합성을 위한 효과적인 병렬 구현 vol.18, pp.8, 2012, https://doi.org/10.9708/jksci.2013.18.8.001