Journal of Power Electronics

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

A Novel DC Bus Voltage Balancing of Cascaded H-Bridge Converters in D-SSSC Application

  • Received : 2012.02.27
  • Published : 2012.07.20
Download PDF
⟨ Previous Next ⟩

Abstract

This paper introduces a new scheme to balance the DC bus voltages of a cascaded H-bridge converter which is used as a Distribution Static Synchronous Series Compensator (D-SSSC) in electrical distribution network. The aim of D-SSSC is to control the power flow between two feeders from different substations. As a result of different cell losses and capacitors tolerance the cells DC bus voltage can deviate from their reference values. In the proposed scheme, by individually modifying the reference PWM signal for each cell, an effective balancing procedure is derived. The new balancing procedure needs only the line current sign and is independent of the main control strategy, which controls the total DC bus voltages of cascaded H-bridge. The effect of modulation index variation on the capacitor voltage is analytically derived for the proposed strategy. The proposed method takes advantages of phase shift carrier based modulation and can be applied for a cascaded H-bridge with any number of cells. Also the system is immune to loss of one cell and the presented procedure can keep balancing between the remaining cells. Simulation studies and experimental results validate the effectiveness of the proposed method in the balancing of DC bus voltages.

Keywords

References

  1. M. Saradarzadeh, S. Farhangi, J. L. Schanen, P.-O. Jeannin, and D. Frey, "The benefits of looping a radial distribution system with a power flow controller," in Proc. IEEE Power and Energy conf. (PECON 2010), pp. 723-728, 2010.
  2. N. Okada, "Autonomous loop power flow control for distribution system," in Proc. 2001 AC_DC Power Transmission Conf., 2001.
  3. H. Akagi, S. Inoue, and T. Yoshii, "Control and performance of a transformerless cascade PWM STATCOM with star configuration," IEEE Trans. Ind. Appl., Vol. 43, No. 4, pp. 1041-1049, Jul./Aug. 2007. https://doi.org/10.1109/TIA.2007.900487
  4. J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," Proc. IEEE, Vol. 97, No. 11, pp. 1786-1817, 2009. https://doi.org/10.1109/JPROC.2009.2030235
  5. N. Hatano and T. Ise, "Control scheme of cascaded H-bridge STATCOM using zero-sequence voltage and negative-sequence current," IEEE Trans. Power Del., Vol. 25, No. 2, pp. 543-550, Apr. 2010. https://doi.org/10.1109/TPWRD.2009.2035221
  6. J. D. L. Morales, M. F. Escalante, and M. T. Mata-Jimenez, "Observer for DC voltages in a cascaded H-bridge multilevel STATCOM," IET Electr. Power Appl., Vol. 1, pp. 879-889, 2007. https://doi.org/10.1049/iet-epa:20070063
  7. J. D. L. Morales, M. F. Escalante, and M. T. Mata-Jimenez, "Observer for DC voltages in a cascaded H-bridge multilevel STATCOM," IET Electr. Power Appl., Vol. 1, pp. 879-889, 2007. https://doi.org/10.1049/iet-epa:20070063
  8. R. Gupta, A. Ghosh, and A. Joshi, "Multi-band hysteresis modulation and switching characterization for sliding mode controlled cascaded multilevel inverter," IEEE Trans. Ind. Electron., Vol. 57, No. 7, pp. 2344-2353, Jul. 2010. https://doi.org/10.1109/TIE.2009.2030766
  9. Y. Liu, A. Q. Huang, W. Song, S. Bhattacharya, and G. Tan, "Small signal model-based control strategy for balancing individual DC capacitor voltages in cascade multilevel inverter-based STATCOM," IEEE Trans. Ind. Electron., Vol. 56, No. 6, pp. 2259-2269, Jun. 2009. https://doi.org/10.1109/TIE.2009.2017101
  10. H. Iman-Eini, J. L. Schanen, S. Farhangi, and J. Roudet, "A modular strategy for control and voltage balancing of cascaded H-bridge rectifiers," IEEE Trans. Power Electron., Vol. 23, No. 5, pp. 2428-2442, Sep. 2008. https://doi.org/10.1109/TPEL.2008.2002055
  11. E. Babaei, "Charge balance control methods for a class of fundamental frequency modulated asymmetric cascaded multilevel inverters," Journal of Power Electronics, Vol. 11, No. 6, pp. 811-818, Oct. 2007. https://doi.org/10.6113/JPE.2011.11.6.811
  12. B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 858-867, Aug. 2002. https://doi.org/10.1109/TIE.2002.801073
  13. P. Palanivel, S. S. Dash, "Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques," IET Power Electron., Vol. 4, No. 8, pp. 951-958, Sep. 2011. https://doi.org/10.1049/iet-pel.2010.0332

Cited by

  1. Determination Method for Topology Configuration of Hybrid Cascaded H-Bridge Rectifiers vol.16, pp.5, 2016, https://doi.org/10.6113/JPE.2016.16.5.1763
  2. Improving the Performance of a Cascaded H-Bridge-Based Interline Dynamic Voltage Restorer vol.31, pp.3, 2016, https://doi.org/10.1109/TPWRD.2015.2480967