Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Metastability-free Mesochronous Synchronizer for Networks on Chip

불안정 상태를 제거한 NoC용 위상차 클럭 동기회로

  • 김강철 (전남대학교 전기전자통신컴퓨터공학부)
  • Received : 2012.04.27
  • Accepted : 2012.05.15
  • Published : 2012.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a metastability-free synchronization method and a mesochronous synchronizer for NoC. It uses the clock transmitted from TX as a strobe and solves the metastability problem by selecting one of rising or falling clock edge depending on the sampling value in RX when the phase difference between clocks is under a metastability window. The logic simulation results show that it works without metastability under $0^{\circ}{\sim}360^{\circ}$ phase difference in the synchronizer that a fault is inserted. The mesochronous synchronizer has a simple control logic and is suitable for NoC.

본 논문에서는 미래의 온칩통신 구조로 각광받고 있는 NoC의 GALS 클럭 구조에서 불안정 상태를 제거하기 위한 위상차 동기방법과 위상차 동기회로를 제안한다. 제안된 방법은 송신부의 클럭을 입력 스트로브 신호로 사용하고, 송수신부 클럭의 위상차가 불안정 상태 영역에 존재하더라도 샘플링 결과 값에 따라 클럭의 상승 모서리 또는 하강 모서리 중의 하나를 선택하여 불안정 상태를 피할 수 있다. 고장을 삽입한 로직 시물레이션을 통하여 $0^{\circ}{\sim}360^{\circ}$ 위상차에서 불안정 상태에 관계없이 위상차 클럭 동기회로가 잘 동작함을 확인하였다. 그리고 제안된 위상차 클럭 동기회로는 위상 검출기가 필요하지 않아 제어가 간단하며, 모든 회로가 디지털 회로로 구성되어 NoC의 클럭 동기회로에 적합하다.

Keywords

References

  1. Mark Bohr, "The New Era of Scaling in an SoC World," ISSCC 2009, pp. 23-28, Feb. 2009.
  2. ISSCC 2011 TRENDS REPORT, http://isscc.org/, ISSCC, 2011.
  3. Reid J. Riedlinger, et al., "A 32nm 3.1 Billion Transistor 12-Wide-Issue Itannium Processor for Mission-Critical Servers," ISSCC 2011, pp. 84-86, Feb. 2011.
  4. Nikil Dutt, et al. "Tutorial 5: SoC Communication Architectures : Technology, Current Practice, Research, and Trends," IEEE 20th Int'l Conference on VLSI Design, 2007.
  5. Francesso Vitullo, et al., "Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip," IEEE Trans. on Computers, Vol. 57, No. 9, pp. 1196-1201, Sep. 2008 https://doi.org/10.1109/TC.2008.48
  6. Sudeep Pasricha, Nikill Dutt, On-Chip Communication Architecture, Morgan Kaufmann, 2008.
  7. Glovanni De Micheli, Luca Benini, Networks on Chips, Morgan Kaufmann, 2006.
  8. Daniel M. Chapiro, Globally-Asynchronous Locally- Synchronous Systems, Ph. D. thesis, Standford University, Oct. 1984.
  9. Jens Muttersbach, et al., "Globally-Asynchronous Locally-Synchronous Architectures to Simplify the Design of On-Chip Systems," 12th International ASIC/SOC Conference, pp. 317-321, Sep. 1999.
  10. Francesso Vitullo, et al., "Low-Complexity Link Microarchitecture for Mesochronous Communication in Networks-on-Chip," IEEE Trans. on Computers, Vol. 57, No. 9, pp. 1196-1201, Sep. 2008 https://doi.org/10.1109/TC.2008.48
  11. Behzad Mesgarzadeh, Christer Svensson, Atila Alvandpour "A New Mesochronous Clocking Scheme for Synchronizatoin in SoC," ISCAS 2004, pp. II-605-II-608, 2004.
  12. W. J. Dally, J. W. Poulton, Digital System Engineering, Cambridge Univ. Press, 1998.
  13. Mahdi Nazm Bojnordi, et al., "An Efficient Clocking Scheme for On-Chip-Communications," APCCS 2006, pp. 119-122, 2006
  14. A. Edman, C. Svensson, "Timing Closure through Globally Synchronous, Timing-Portioned Design Methodology," Proc. 45th DAC, pp. 71-74, 2004.
  15. Peter Cauputa, Christer Svensson, "An On-Chip Delayand Skew-Insensitive Multi-cycle Communication Scheme," ISSCC 2006, pp. 24.5, 2006.
  16. Y. Semiat, R. Ginosaur, "Timing Measurements of Synchronization Circuits," Proc. Ninth Int'l Symp.. Advanced Research in Asychronous Circuits and Systems, pp. 68-77, May 2003.
  17. Ingemar Soderquist, "Globally Updated Mesochronous Design Style," IEEE Journal of Solid-State Circuit, Vol. 38, No. 7, Jul. 2003
  18. Igor Loi, er al., "Developing Mesochronous Synchronizers to Enable 3D NoCs," 2008 EDAA, pp. 1414-1419, 2008.
  19. Daniele Ludovici, er al., "Comparing Tightly and Loosely Coupled esochronous Synchronizers in a NoC Switch Architecture," 2009 NOCS, pp. 2009.
  20. Ran Ginosar, "Fourteen Ways to Fool Your Synchronizer," ASYNC03, pp. 1-8, 2003.

Cited by

  1. Mesochronous Clock Based Synchronizer Design for NoC vol.10, pp.10, 2015, https://doi.org/10.13067/jkiecs.2015.10.10.1123