

논문 2012-49TC-5-3

나눗셈회로가 필요없는 치엔머신의 최적설계

(Optimizing the Chien Search Machine without using Divider)

안 형 근*

(Hyeong-Keon An)

본논문을 통해, 리드솔로몬 복호기에서 매우 복잡한 나눗셈회로를 사용하지 않고, 오류위치를 찾아내는 치엔머신의 최적설계 방법을 제시했다. 최적화는 매우 간단한 제곱/4제곱회로를 사용하고, 병렬처리를 통해 가능했다. 이 방법은 현대 디지털 통신및/가전 기기 대부분에 응용될수 있다.

Abstract

In this paper, we show new method to find the error locations of received Reed-Solomon code word. New design is much faster and has much simpler logic circuit than the former design method. This optimization was possible by very simplified square/ X^4 calculating circuit, parallel processing and not using the very complex Divider. The Reed Solomon decoder using this new Chien Machine can be applied for data protection of almost all digital communication and consumer electronic devices[7].

Keywords: Reed-Solomon(RS), Decoder, $GF(2^4)$, Square computing, Digital, Chien search, Divider

I. Introduction

Reed-Solomon Encoder and Decoder are commonly used in data transmission and storage applications, such as broadcast equipment, wireless LANs, cable modems, xDSL, satellite communications, microwave networks, and digital TV. In this paper, we show how to optimize the Chien search machine of RS codec. In abstract algebra, the Chien search, named after R. T. Chien, is a fast algorithm for determining roots of polynomials defined over a finite field. The most typical use of the Chien search is in finding the roots of error-locator polynomials encountered in decoding Reed-Solomon codes and BCH codes.

In this paper, we propose new method to optimize

the arithmetic logic unit for the Chien Machine^[6]. To do so, huge $GF(2^8)$ multiplier is replaced by much simpler $GF(2^4)$ multiplier, squaring and X^4 finding circuits. Also very complicated divider is removed. Equation 1 shows the n th order error locator polynomial whose solutions are v error locations in 1 RS code word. In section II we present the flow steps to optimize the circuit to calculate the coefficients of error locator polynomial (equation (1)). In section III, we present how to optimize the processor structure. In section IV, we showed the application of the new optimized processor to the 4 error cases in 1 RS code word. In section V, we showed step by step example to find 4 error locations in the received code word using the processor.

Finally, in section VI we make a concluding remark and future works to improve the design method of Reed Solomon decoder.

* 정회원, 동명대학교
(Tong Myung University)

접수일자: 2012년2월21일, 수정완료일: 2012년5월12일

II. Optimizing the processor for calculating the coefficients of Error locator polynomial

Error locator polynomial is as Equation (1).

$$X^v + \sigma_1 X^{v-1} + \dots + \sigma_{v-1} X + \sigma_v = 0 \quad (1)$$

$$A_n = \begin{bmatrix} S_1 & S_2 & \dots & S_n \\ S_2 & S_3 & \dots & S_{n+1} \\ \vdots & \vdots & \dots & \vdots \\ S_n & S_{n+1} & \dots & S_{2n-1} \end{bmatrix} \quad (2)$$

In Equation (2), A_n is Nth order Characteristic matrix and S_k 's are kth order syndromes. Then, if there are v errors in the Reed solomon code, Coefficients of error locator polynomial are calculated as in equation (3)^[2, 4].

$$\delta_v = \begin{pmatrix} \sigma_v \\ \sigma_{v-1} \\ \sigma_{v-2} \\ \vdots \\ \sigma_1 \end{pmatrix} = A_v^{-1} \begin{bmatrix} S_{v+1} \\ S_{v+2} \\ S_{v+3} \\ \vdots \\ S_{2v} \end{bmatrix} \quad (3)$$

Now we define new error locator polynomial coefficient vector as in equation (4).

$$\delta'_v = \text{Det}(A_v) \delta_v \quad (4)$$

$$\delta'_v = \text{Adj}(A_v) \cdot \begin{pmatrix} S_{v+1} \\ S_{v+2} \\ \vdots \\ S_{2v} \end{pmatrix} \quad (5)$$

and new Error locator polynomial is :

$$\text{Det}(A_v) \cdot X^v + \sum_{k=1}^v \sigma'_k X^{v-k} = 0 \quad (6)$$

By doing this, when we solve the error locator Polynomial equation, we need not use the dividing circuit, just using multiplier and adder to solve the equation (6)^[5].

In this way, we don't need divider circuit to solve the new error locator polynomial coefficient values. Also for calculating equation 1 we can use X^4 , X^2 circuit in addition to multiplier to speedup the calculation by parallel processing. In fig.1, we show




그림 1. GF(2⁴) 4제곱기회로

Fig. 1. X⁴ circuit in GF(2⁴).




그림 2. 3개의 GF(2⁴) 승산기와 4 개의 덧셈기를 사용한 GF(2⁸) 승산기

Fig. 2. F(2⁸) multiplier calculation by 3 GF(2⁴) multipliers and 4 adders.

X^4 , X^2 circuit in GF(2⁴). As we see in fig.1 the circuits are very simple. Also huge GF(2⁸) multiplier is replaced by 3 GF(2⁴) multipliers and 4 GF(2⁴) adders as shown in fig.2.

Hence to optimize the processor circuit :

(1) We added simple X^4 , X^2 circuits to do parallel processing to speed up the computing.

(2) We replaced the huge GF(2⁸) multiplier with 3 GF(2⁴) multipliers and 4 GF(2⁴) adders to simplify the circuit and speedup the processor in GF(2⁴).

(3) Total gate count of the 3 GF(2⁴) multipliers, 4 GF(2⁴) adders and X^2/X^4 is smaller than that of the huge GF(2⁸) multiplier^[6, 8].

(4) We don't use the huge divider circuit to

simplify the machine greatly.

In Fig. 1, the X^4 circuit is derived by repeatedly apply the X^2 circuit.

III. Optimized Processor structure and operation for Chien search machine

All the $GF(2^8)$ operations are converted to $GF(2^4)$ operations for optimization and for parallel processing, we need Multiplier, Squarer, X^4 circuits.

Let

$$C = A \times B, \text{ and } D = A^2, E = A^4$$

where

$$C, D, A, B, E \in GF(2^8) \tag{7}$$

Here if

$$C = C_0 + \beta C_1, C_1 \text{ and } C_0 \in GF(2^4)$$

Also

$$D = D_0 + \beta D_1, D_0 \text{ and } D_1 \in GF(2^4)$$

and

$$E = E_0 + \beta E_1, E_0 \text{ and } E_1 \in GF(2^4)$$

Then

$$C_0 = A_0 B_0 + A_1 B_1 \gamma$$

$$C_1 = A_0 B_1 + A_1 B_0 + A_1 B_1 \tag{8}$$

Also

$$D_0 = A_0^2 + A_1^2 \gamma, D_1 = A_1^2 \tag{9}$$




그림 3. X^4 회로
Fig. 3. X^4 circuit.

$$C = C_0 + \beta (A_0 B_0 + (A_0 + A_1)(B_0 + B_1)) \tag{10}$$

$$E_0 = A_0^4 + A_1^4 \gamma^2 + A_1^4 \gamma$$

$$E_1 = A_1^4 \tag{11}$$


Now we show X^4 circuit in Fig. 3.

If we describe $X^4(GF(2^8))$ operation in $GF(2^4)$ micro executions :


A_1^4 ; E_1, X^4 in $GF(2^4)$

γA_1^4 ; γ multiplier, $\gamma^2 A_1^4$; γ multiplier

$A_0^4 + A_1^4 \gamma^2 + A_1^4 \gamma$; Adder in $GF(2^4)$



(a)



(b)

그림 4. (a) $GF(24)$ 덧셈기, 승산기, γ 승산기를 포함하는 최적 처리기 구조 (b) 머신 1과 버스의 연결

Fig. 4. (a) Optimized Processor Structure, which contains $GF(24)$ adders, Multipliers, γ multiplier, $GF(24)$ X^4, X^2 units (b) Machine 1 connection to buses.

Now when we see equations 9, 10, 11 we see that 3 GF(2⁴) multipliers, 4 GF(2⁴) adders, γ multiplier, X⁴, X² circuits in GF(2⁴) are enough to do GF(2⁸) multiply, X⁴, X² operations simultaneously. Using these GF(2⁴) micro execution units, we can make faster and logically simpler processor for calculating error locations of Reed Solomon decoder^[3, 8]. In Fig.4 we show the Processor structure.

IV. Application of optimized Processor to the analysis of 4 error case

Error locator polynomial for 4 error case is as in equation (12).

$$\text{Det}(A_4)X^4 + \sigma_1' X^3 + \sigma_2' X^2 + \sigma_3' X + \sigma_4' = 0 \quad (12)$$

as we already showed X⁴ ∈ GF(2⁸) circuit in section 3, we here show X² and multiply operation using GF(2⁴) execution units. So parallel processing of X⁴, X² and multiply in GF(2⁸) field is possible.

X² ∈ GF(2⁸) operation in GF(2⁴) micro executions.:

A0² : X² ∈ GF(2⁴) execution

A1² : D1, X² ∈ GF(2⁴) execution

A1² γ : γ multiplier

A0² + A1² γ : GF(2⁴) Adder ,D0

These micro operations are from equation (9).

Multiply in GF(2⁸) using GF(2⁴) microexecutions.:

A1B1, A0B0 : 2 GF(2⁴) multiplying

A0+A1, B0+B1 : 2 GF(2⁴) adder

(A0+A1)(B0+B1) : 3rd GF(2⁴) multiplying

(A0+A1)(B0+B1)+A0B0 : C1 3rd GF(2⁴) adder

A1B1γ : γ multiplier

A0B0 + A1B1γ : GF(2⁴) adder, C0

These micro operations are from equation (10).

Since GF(2⁴) multiply takes much more time than GF(2⁴) adding, x² and x⁴, we can parallelly process GF(2⁸) multiply, x², x⁴ executions without computational time loss. In Fig.5 we show critical paths of GF(2⁴) multiplier and we see that it is 2.5 times longer than GF(2⁴) x² and x⁴ circuit in Fig.1.

The reason why we do X², X⁴, multiply operations




그림 5. GF(24) 승산기의 최장경로
Fig. 5. Critical path of GF(24) multiplier (x2->z0).

all in GF(2⁸) field ,using components (execution all in GF(2⁸) field, using execution units in GF(2⁴), is: We can execute X², X⁴, multiplier units of GF(2⁴) simultaneously.

So we can greatly save the Comp uting time.

IV-1. X^k (k=1,2,3,4) computing

1. Compute X², X⁴ by GF(2⁴) X², X⁴ circuits
2. Compute X³ by X² multiply X using GF(2⁴) multipliers.

IV-2. Error locator polynomial coefficients computing

Now from (6)

$$\sum_{k=0}^4 \sigma'_k X^{-k} = 0 \text{ and } \sigma'_0 = \text{det}(A_4) \quad (13)$$

Here we need not use the Dividing circuit.

1. for example to compute

$$\begin{aligned} \sigma_4' &= S_5 \Upsilon_1 + S_6 \Upsilon_2 + S_7 \Upsilon_3 + S_8 \Upsilon_4 = \\ &= (S_3 S_5^2 S_7 + S_5^4 + S_5 S_6^2 S_3 + S_4^2 S_7 S_5) + \\ &= (S_2 S_6^3 + S_3 S_4 S_7 S_6 + S_4 S_5^2 S_6 + \\ &= S_2 S_5 S_7 S_6 + S_3 S_5 S_6^2 + S_4^2 S_6^2) + \\ &= (S_2 S_4 S_7^2 + S_3 S_5^2 S_7 + S_3 S_4 S_6 S_7 + \\ &= S_4^2 S_5 S_7 + S_2 S_5 S_6 S_7 + S_3^2 S_7^2) + \\ &= (S_2 S_4 S_6 S_8 + S_4^3 S_8 + S_2 S_5^2 S_8 + S_3^2 S_6 S_8) \end{aligned} \quad (14)$$

2. Equation (14) takes about 44T, where T is GF(2⁴) multiplier execution time, since S₅², S₅⁴, S₃S₄(x², x⁴, multiply operations) are simultaneousy done.

3. So To compute σ_j' (j= 4, 3, 2, 1,0), we need approximately 220(44X5)T . If we use old method,

60X5T₈ (T₈is GF(2⁸) multiplier execution time). So New processor is much faster than old method [2,4].

V. Step by step example to find out 4 error locations using the Processor

Let transmitted code is (0,0, ...,0) (all zeroes) and received code is (α¹³, α⁸,α⁵,1,0, ...,0) ∈ GF(2⁸). Find error Locator Polynomial and its solutions.

<Sol>

First we get syndromes as follows.

$$S_8=r(x) |_{x=\alpha^8} =\alpha^{13}+\alpha^{16}+\alpha^{21}+\alpha^{24}=\alpha^{181} \in GF(2^8)= (\alpha^{10}, \alpha^{12}) \in GF(2^4) \quad (15)$$

$$S_7= r(x) |_{x=\alpha^7} =r_0+r_1x+r_2x^2+r_3x^3 |_{x=\alpha^7} = \alpha^{13}+ \alpha^8\alpha^7+\alpha^5\alpha^{14}+\alpha^{21} = \alpha^{13}+ \alpha^{15}+\alpha^{19}+\alpha^{21} =\alpha^{254} \in GF(2^8)= (\alpha^0, \alpha^{13}) \in GF(2^4) \quad (16)$$

Similarly,

$$S_6= \alpha^{138} \in GF(2^8)=\alpha + \beta\alpha^6 = (\alpha, \alpha^6) \in GF(2^4) \quad (17)$$

$$\begin{aligned} S_5=0 \in GF(2^8)= (0,0) \in GF(2^4)=S_4 \\ S_3=\alpha^{109} \in GF(2^8)=(0, \alpha^3) \in GF(2^4) \\ S_2=\alpha^{74} \in GF(2^8)=(\alpha^6, \alpha^{14}) \in GF(2^4) \\ S_1=\alpha^{39} \in GF(2^8)=(\alpha^8, \alpha^2) \in GF(2^4) \end{aligned} \quad (18)$$

The fourth order characteristic matrix is [5]

$$A_4 = \begin{pmatrix} S_1 & S_2 & S_3 & S_4 \\ S_2 & S_3 & S_4 & S_5 \\ S_3 & S_4 & S_5 & S_6 \\ S_4 & S_5 & S_6 & S_7 \end{pmatrix} = \begin{pmatrix} \alpha^{39} & \alpha^{74} & \alpha^{109} & 0 \\ \alpha^{74} & \alpha^{109} & 0 & 0 \\ \alpha^{109} & 0 & 0 & \alpha^{138} \\ 0 & 0 & \alpha^{138} & \alpha^{254} \end{pmatrix} \quad (19)$$

From equations (19) and (3) , (4), We get :

$$\begin{pmatrix} \sigma'_4 \\ \sigma'_3 \\ \sigma'_2 \\ \sigma'_1 \end{pmatrix} = \text{Adjoint of } A_4 \cdot \begin{pmatrix} S_5 \\ S_6 \\ S_7 \\ S_8 \end{pmatrix} = \begin{pmatrix} C_{11} & C_{21} & C_{31} & C_{41} \\ C_{12} & C_{22} & C_{32} & C_{42} \\ C_{13} & C_{23} & C_{33} & C_{43} \\ C_{14} & C_{24} & C_{34} & C_{44} \end{pmatrix} \begin{pmatrix} S_5 \\ S_6 \\ S_7 \\ S_8 \end{pmatrix} \quad (20)$$

Where C_{ij} is ith row jth column cofactor of A₄.

표 1. C_{ij} 값들

Table 1. Values of C_{ij}.

	GF(2 ⁸)	GF(2 ⁴)
C ₁₁	α ¹³⁰	(α,α ³)
C ₁₂	α ⁹⁵	(α ² ,α ²)
C ₁₃	α ²¹⁷	(α ¹⁴ ,α ¹¹)
C ₁₄	α ¹⁰¹	(α ³ ,α)
C ₂₂	α ¹⁰¹	(α ³ ,α)
C ₂₃	α ¹⁸²	(α ² ,α ⁹)
C ₂₄	α ⁶⁶	(α ⁸ ,α ³)
C ₃₃	0	(0,0)
C ₄₄	α ⁷²	(α ¹⁰ ,α ⁶)
* C _{ij} =C _{ji} (i,j= 1,2,3,4)		

Because S₅, S₄ is zero,

$$\begin{aligned} C_{11} = S_6^2 S_3, C_{12} = S_2 S_6^2 = C_{21}, C_{13} = C_{31} = S_3^2 S_7, \\ C_{14} = C_{41} = S_3^2 S_6, C_{22} = S_6^2 S_1 + S_3^2 S_7, C_{23} = S_2 S_3 S_7 = \\ C_{32}, C_{33} = S_1 S_3 S_7 + S_2^2 S_7, \text{ and } C_{34} = C_{43} = \\ S_1 S_3 S_6 + S_2^2 S_6, C_{44} = S_3^3. \end{aligned}$$

Table 1 shows the values of C_{ij} in GF(2⁸) and GF(2⁴).

From equation (20), we find equation (21).

$$\begin{pmatrix} \sigma'_4 \\ \sigma'_3 \\ \sigma'_2 \\ \sigma'_1 \end{pmatrix} = \begin{bmatrix} \alpha^{77} \\ \alpha^{149} \\ \alpha^{65} \\ \alpha^{146} \end{bmatrix} \in GF(2^8) = \begin{pmatrix} 1 & \alpha^4 \\ \alpha^7 & \alpha^4 \\ \alpha^{10} & \alpha^9 \\ \alpha^{11} & \alpha^{11} \end{pmatrix} \in GF(2^4) \quad (21)$$

$$\begin{aligned} \text{Also } \det(A_4) = \sum_{k=1}^4 C_{k1} S_k = \alpha^{71} \\ \in GF(2^8) = (1, \alpha^3) \in GF(2^4) \end{aligned} \quad (22)$$

So error locator polynomial is :

$$\begin{aligned} \det(A_4) x^4 + \sigma'_1 x^3 + \sigma'_2 x^2 + \sigma'_3 x + \sigma'_4 = \\ \alpha^{71} x^4 + \alpha^{146} x^3 + \alpha^{65} x^2 + \alpha^{149} x + \alpha^{77} = 0 \\ = \sigma(x) \end{aligned} \quad (23)$$

Now substitute x=1, α, α², α³, α⁴... ,α²⁵⁴ to (23) to find table 2.

From table 2. we see that Error locations are α⁰, α, α², α³. This is correct !!.

표 2. 오류위치 추적표

Table 2. Error location finding table.

X	$\sigma(x) \in GF(2^8)$	$\sigma(x) \in GF(2^4)$
α^0 =1	0	(0,0)
α	0	(0,0)
α^2	0	(0,0)
α^3	0	(0,0)
α^4	α^{220} NonZero	(α^4, α^2) NonZero
\vdots	\vdots	\vdots
α^{254}	(α^{210}) NonZero	(α^5, α^{13}) NonZero

VI. Conclusion

In this paper, we showed that by using subfield theory, No divider circuit, parallel processing, Chien search machine can be designed in much higher speed and simpler circuit so being resulted in optimized Chien search Processor^[3,7].

In Future, we will design the optimized processor to find the error value of Reed Solom on decoder using very efficient and high speed Galois field Divider^[1].

References

[1] 최효진, 지현우, 성원용, “낸드 플래시 메모리 오류 정정을 위한 병렬 BCH 복호기의 최적설계”, 제16회 한국반도체학술대회, pp505~506, 2009

[2] HKAn, “Design Optimization of the Arithmetic Logic Unit Circuit for the Processor to Determine the Number of Errors in the Reed Solomon Decoder,” Jour.of KICS, pp 649~654, 2011 Nov.

[3] Paulius Ruzgys, “Analyzing and Implementing a Reed-Solomon decoder in ADSL”, 2007 June, MS Thesis, Institute of Electronic systems, Aalborg Univ., Denmark.

[4] Joschi Brauchle, Ralf Koetter; A Systematic Reed Solomon Encoder with Arbitrary Parity Positions, IEEE GLOBECOM 2009 Proceedings.

[5] T.K. Moon, Error Correction Coding: Mathematical Methods and Algorithms, Hoboken, NJ:

John Wiley & Sons, Inc., 2005.

[6] Hsu; Yueh-Teng, USP7984366 Efficient chien search method in reed-solomon decoding, and recording medium, Aug.2007

[7] M. L.Cury, A.Skjellum, H.L. Ward, “Accelerating Reed-Solomon coding in RAID systems with GPUs”, in Parallel and Distributed Processing, 2008, IPDPS 2008. IEEE International Symposium on, 2008

[8] Pusan Patel, “Parallel Multiplier design for Galois/Counter Mode of operation”, Univ. of Waterloo Canada, Dep. of EE, 2008 MS Thesis.

저자 소개



안형근(정회원)
 1979년 서울대학교 전기공학과 졸업
 1981년 KAIST 전기 및 전자과 졸업
 1988년 뉴욕 주립대 전기과 Ph.D
 1988년~1998년 삼성전자 수석
 1998년~1999년 텔슨전자 이사

2000년~현재 동명대학교 정보통신과 교수
 <주관심분야: Digital System Design, LCD/OLED display, 반도체>