Journal of Electrical Engineering and Technology

The Korean Institute of Electrical Engineers (대한전기학회)
권호 표지
DOI QR코드

DOI QR Code

Reduction of Components in Cascaded Transformer Multilevel Inverter Using Two DC Sources

  • Banaei, Mohamad Reza (Electrical Engineering Department, Faculty of Engineering, Azarbaijan University of TarbiatMoallem) ;
  • Salary, Ebrahim (Electrical Engineering Department, Faculty of Engineering, Azarbaijan University of TarbiatMoallem) ;
  • Alizadeh, Ramin (Electrical Engineering Department, Faculty of Engineering, Azarbaijan University of TarbiatMoallem) ;
  • Khounjahan, Hossein (Electrical Engineering Department, Faculty of Engineering, Azarbaijan University of TarbiatMoallem)
  • Received : 2011.06.03
  • Accepted : 2012.03.04
  • Published : 2012.07.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper a novel cascaded transformer multilevel inverter is proposed. Each basic unit of the inverter includes two DC sources, single phase transformers and semiconductor switches. This inverter, which operates as symmetric and asymmetric, can output more number of voltage levels in the same number of the switching devices. Besides, the number of gate driving circuits is reduced, which leads to circuit size reduction and lower power consumption in the driving circuits. Moreover, several methods to determination of transformers turn ratio in proposed inverter are presented. Theoretical analysis, simulation results using MATLAB/SIMULINK and experimental results are provided to verify the operation of the suggested inverter.

Keywords

References

  1. J.S. Lai, F.Z. Peng, "Multilevel Converters-A New Breed of power Converters", IEEE Trans. Industry Application, Vol.32, No.3, pp. 509 -517, MAY/ JUNE .1996. https://doi.org/10.1109/28.502161
  2. C. Rech, J. R. Pinheiro, "Hybrid Multilevel Converters: Unified Analysis and Design Considerations", IEEE Trans.Ind. Electron.Vol. 54, pp. 1092-1104, 2007. https://doi.org/10.1109/TIE.2007.892255
  3. S. Lakshminarayanan, G. Mondal, P. N. Tekwani, K. K. Mohapatra, K. Gopakumar, "Twelve-Sided Polygonal Voltage Space Vector Based Multilevel Inverter for an Induction Motor Drive With Common-Mode VoltageElimination", IEEE Trans. Ind. Electron., Vol. 54, pp. 2761-2768, 2007. https://doi.org/10.1109/TIE.2007.899929
  4. P. N. Tekwani, R. S. Kanchan, K. Gopakumar, "A Dual Five-Level Inverter-Fed Induction Motor Drive With Common-Mode Voltage Elimination and DCLink Capacitor Voltage Balancing Using Only the Switching-State Redundancy; Part II",IEEE Trans. Ind. Electron., Vol. 54, pp. 2609-2617, 2007. https://doi.org/10.1109/TIE.2007.892634
  5. Y. Liu, F. Luo, "Trinary hybrid multilevel inverter used in STATCOM with unbalanced voltages", IEE Proc. Electr. Power Applicat.,Vol. 152, pp. 1203- 1222, 2005. https://doi.org/10.1049/ip-epa:20045257
  6. H. Liu, L. M. Tolbert, S. Khomfoi, B. Ozpineci, Z. Du, "Hybrid cascaded multilevel inverter with PWM control method," in Proceeding of IEEE Power Electronics Specialists Conference 2008, pp.162-166, June. 2008.
  7. L. M. Tolbert, F. Z. Peng, T. Cunnyngham, J. N. Chiasson, "Charge balance control schemes for cascade multilevel converter in hybrid electric vehicles," IEEE Trans. Industrial Electronics, Vol. 49, No. 5, pp. 1058-1064, Oct. 2002. https://doi.org/10.1109/TIE.2002.803213
  8. J. I. Leon, S. Vazquez, A. J. Watson, L. G. Franquelo, P. W. Wheeler, J. M. Carrasco, "Feed-forward space vector modulation for single-phase multilevel cascaded converters with any DC voltage ratio," IEEE Trans. Industrial Electronics, Vol. 56, No. 2, pp. 315-325, Feb. 2009. https://doi.org/10.1109/TIE.2008.926777
  9. L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, M. A.M. Prats, "The age of multilevel converters arrives," IEEE Industrial Electronics Magazine, Vol.2, no.2, pp.28-39, June. 2008. https://doi.org/10.1109/MIE.2008.923519
  10. S. Daher, J. Schmid, F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems," IEEE Trans. Industrial Electronics, Vol. 55, No. 7, pp. 2703-2712, July. 2008. https://doi.org/10.1109/TIE.2008.922601
  11. X. Kou, K. A. Corzine, Y. L. Familiant, "A unique fault-tolerant design for flying capacitor multilevel inverter," IEEE Trans. Power Electronics, Vol.19, no.4, pp.979-987, July 2004.
  12. M. R. Banaei, E. Salary, "Verification of New Family for Cascade Multilevel Inverters with Reduction of Components ",Journal of Electrical Engineering & Technology,Vol. 6, No. 2, pp. 245-254, 2011. https://doi.org/10.5370/JEET.2011.6.2.245
  13. E. Babaei, S.H. Hosseini, G.B. Gharehpetian, M. TarafdarHaque, M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology",Electric Power Systems Research, pp. 1073-1085, 2007.
  14. M. R. Banaei, E. Salary, " Analysis of a Generalized Symmetrical Multilevel Inverter",Journal of Circuits, Systems, and Computers, Vol. 20, No. 2, pp. 1-13, 2011. https://doi.org/10.1142/S0218126611007037
  15. E. Barcenas, S. Ramirez, V. Cardenas, R. Echavarria, "Cascaded multilevel inverter with only one dc source ", in Proceeding of VIII IEEE Inter. Tech. Proc. CIEP, pp. 171-176, 2002.
  16. J. I. Leon, S. Vazquez, S. Kouro, L. G. Franquelo, J. M. Carrasco, J. Rodriguez, "Unidimensional modulation technique for cascadedmultilevel converters", IEEE Transactions on Industrial Electronics, Vol. 56, No. 8, pp. 2981-2986, Aug. 2009. https://doi.org/10.1109/TIE.2009.2016510
  17. B. Vahidi, R. Salehi, N. Farokhnia, M. Abedi, "Harmonic Elimination and Optimization of Stepped Voltage of Multilevel Inverter by Bacterial Foraging Algorithm", Journal of Electrical Engineering & Technology,Vol. 5, No. 4, pp. 545-551, 2010. https://doi.org/10.5370/JEET.2010.5.4.545

Cited by

  1. High Efficiency Step-Down Flyback Converter Using Coaxial Cable Coupled-Inductor vol.13, pp.2, 2013, https://doi.org/10.6113/JPE.2013.13.2.214
  2. Recent research on transformer based single DC source multilevel inverter: A review vol.82, 2018, https://doi.org/10.1016/j.rser.2017.10.023
  3. A new low cost cascaded transformer multilevel inverter topology using minimum number of components with modified selective harmonic elimination modulation vol.6, pp.1, 2015, https://doi.org/10.1016/j.asej.2014.08.005