

pISSN: 1229-7607 eISSN: 2092-7592 DOI: http://dx.doi.org/10.4313/TEEM.2012.13.1.47

# Anomalous Stress-Induced Hump Effects in Amorphous Indium Gallium Zinc Oxide TFTs

Yu-Mi Kim, Kwang-Seok Jeong, Ho-Jin Yun, Seung-Dong Yang, Sang-Youl Lee, Hi-Deok Lee, and Ga-Won Lee<sup>†</sup> Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, Korea

Received November 29, 2011; Revised January 12, 2012; Accepted January 21, 2012

In this paper, we investigated the anomalous hump in the bottom gate staggered a-IGZO TFTs. During the positive bias stress, a positive threshold voltage shift was observed in the transfer curve and an anomalous hump occurred as the stress time increased. The hump became more serious in higher gate bias stress while it was not observed under the negative bias stress. The analysis of constant gate bias stress indicated that the anomalous hump was influenced by the migration of positively charged mobile interstitial zinc ion towards the top side of the a-IGZO channel layer.

Keywords: IGZO, Anomalous hump, Bias stress, NBS, PBS, Thin film transistor (TFT)

## **1. INTRODUCTION**

Oxide-based thin-film transistors (oxide TFTs) such as amorphous indium- gallium zinc oxide (a-IGZO), zinc indium oxide (ZIO), zinc tin oxide (ZTO) have shown excellent electrical properties, including a high mobility and an excellent on/ off current ratio. Especially, a-IGZO TFTs have been recognized as a very promising alternative to display backplanes of active matrix organic light emitting diodes (AMOLEDs) and thin-film transistor liquid crystal displays (TFT-LCDs) [1,2]. For practical applications, it was important to have the bias independent reliability and a number of groups have studied the stability of a-IGZO TFTs [3-7]. Particularly, the hump characteristics were considered as one of the critical issues during the operation in TFT displays affecting pixel brightness [8]. It has been reported that the stability of oxide TFTs are influenced by the absorption/ desorption of gas molecules from ambient atmosphere which can be prevented by forming the passivation/capping layer on the exposed back-channel surface.

According to Ref. [9] of Huang et al, the absorption of H<sub>2</sub>O

<sup>†</sup> Author to whom all correspondence should be addressed: E-mail: gawon@cnu.ac.kr

Copyright ©2012 KIEEME. All rights reserved.

This is an open-access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0) which permits unrestricted noncommercial use, distribution, and reproduction in any medium, provided the original work is properly cited. molecules in the IGZO back channel can cause a hump in the transfer curve, which can be suppressed by the passivation layer. Even in some devices with passivation layer, however, the hump had been observed. In Ref. [10] of Tsai et al, the positive bias stress-induced hump was reported in  $N_2O$  plasma treated IGZO TFTs with SiO<sub>x</sub> capping layer where the hump was not observed in untreated device with the same capping layer. Although several studies have previously introduced the hump characteristics in ZnO-based TFTs, the detailed investigation on the origin of the hump has not been clarified yet.

In this work, we analyzed the anomalous hump after the electrical stress in a-IGZO TFTs with the bottom gate structure.

#### 2. EXPERIMENTS

The bottom gate staggered a-IGZO TFTs were produced on glass substrate. Devices were fabricated as follows: First, sputterdeposited Molybdenum (Mo) was patterned on glass substrates to form the gate. Then, 400 nm thick  $Si_3N_4$  gate insulator film was deposited by plasma-enhanced chemical vapor deposition (PECVD). Next, 70 nm thick amorphous indium gallium zinc oxide (a-IGZO) layer was grown by radio-frequency sputtering. The Mo was formed by dc-sputtering as the source and drain electrodes. After forming the source and drain on device, 200 nm

(a) SiO<sub>x</sub> Drain Source -IGZO Si<sub>3</sub>N<sub>4</sub> Gate Glass (b) SiOx Drain 369 nm Si-N 373 nm Gate Glass

Fig. 1. The cross-sectional (a) schematic and (b) TEM image of a-IGZO TTFs.




Fig. 2. Transfer characteristics a-IGZO TFTs.

thick SiO<sub>x</sub> was deposited as a passivation layer by PECVD. Finally, the sample was annealed in O<sub>2</sub> atmosphere at 300 °C. The cross-sectional schematic and the transmission electron microscopy (TEM) image of the device are shown in Fig. 1(a) and (b), respectively.

The TFT dimension used for this study was 90 by 8  $\mu$ m<sup>2</sup> (*W*×*L*). The electric characteristic analysis of the device was carried out by using an Agilent 4155B semiconductor parameter analyzer at room temperature, in ambient air and in the dark.

## 3. RESULTS AND DISCUSSION

The transfer characteristics of a-IGZO TFTs are shown in Fig. 2 and the inset shows the schematic cross section of the device. The threshold voltage ( $V_{th}$ ) of 0.47 V was determined by using constant drain current method (0.1 nA × W/L). The sub-threshold swing (*SS*) and on/off current ratio were 1.13 V/decade and 9.62 × 10<sup>7</sup>, respectively. The field-effect mobility ( $\mu_{FE}$ ) was extracted from the linear-region as a function of gate voltage, and the device exhibited effective mobility ranging between 0.18-1.34 cm<sup>2</sup>/V s.

Figure 3(a) shows the transfer characteristics of a-IGZO TFTs in accordance with the gate-bias stress time at a fixed drain voltage of 0.05 V. The constant gate bias stress of 20 V was applied while the source and drain electrode was grounded. A positive shift was observed with unchanged sub-threshold slope in the beginning. The threshold voltage shift could be explained by using an electron charge trapping mechanism [4], [11]. The trapped




Fig. 3. Transfer characteristics of a-IGZO TFTs under positive bias stress at  $V_D$ =0.05 V (a) The bias stress conditions are  $V_G$ =20 V and  $V_{s,D}$ =0 V. (b) The positive bias conditions are  $V_G$ =10 V/ 20 V/ 40 V, and  $V_{s,D}$ =0 V. The anomalous hump is observed in the sub-threshold region while the duration of positive bias stress over 300 s and more serious as the bias stress voltage increases.




Fig. 4. Transfer characteristics of a-IGZO TFTs under negative bias stress at  $V_{\rm D}{=}0.05$  V. The bias stress conditions are  $V_{\rm G}{=}{-}20$  V and  $V_{\rm S,D}{=}0$  V.

electrons in the interface between the active layer and the gate oxide by the positive gate bias reduced the effective applied gate voltage, which caused a positive shift in the threshold voltage. In addition, an anomalous hump also came out for the duration of bias stress over 300 s and such a transfer curve seemed to be the combination of a dominant current path and a parasitic current path. Transfer characteristics of a-IGZO TFTs under different gate bias stress are shown in Fig. 3(b). The applied constant gate bias were 10 V, 20 V and 40 V, respectively, while the source and drain electrode was grounded. The hump appeared more clearly as gate bias stress voltage increased.

However, during negative gate bias stress, the hump was not observed. Figure 4 shows the transfer characteristics according to the constant gate bias stress of -20 V as the function of stress time. A negative shift of threshold voltage was observed with no hump and an unchanged sub-threshold slope in the transfer curve.

In poly-Si TFTs with top gate structure, the stress-induced hump was reported by the generation of the parasitic transistor as a result of the high electric field due to thinner insulator thickness at the active edge along the channel width direction [12]. In this works, however, the device has bottom gate structure where the gate insulator was formed after the gate patterning and so the parasitic transistor formation in the active edge was difficult. Moreover, the insulator thickness thinning at the edge was not exhibited as shown in the cross-sectional TEM image of Fig. 1(b).

It was generally accepted that free carriers in a-IGZO mainly originated from point defects (vacancies, interstitials, and antisites) in the active layer like as other ZnO-based film. Therefore, the electrical characteristics of a-IGZO TFTs were affected significantly by the density of these point defects, which will be determined by the process and ambient. Among these point defects, it was well known that the free electrons mainly originated from oxygen vacancies, the thermally excited oxygen atoms leaving free carriers at sites [13-15]. While these intrinsic oxygen vacancies were stable, there were also metastable point defects consisting of mobile positively charged zinc interstitial ions. The migration barrier of the zinc interstitial was so low that the zinc interstitials were mobile below room temperature [16]. The zinc interstitials were often referred to in the atomic defect model for Schottky barrier at the grain boundary in polycrystalline ZnObase material due to their charge and mobile characteristics [17-19]. In the bottom gate a-IGZO, it was possible during the positive gate bias stress, that the positively charged zinc interstitials would be accumulated at the top side of the channel layer by the field-induced migration and lower the body potential accelerating the sub-channel formation. This means that the a-IGZO TFT with the bottom-gate structure had two parallel current paths under the constant gate bias stress. One was the main path through the accumulation layer induced by the gate voltage and the other was the parasitic path by the mobile zinc interstitials at the top side of the channel layer. Moreover, considering the electron trapping occurred under the gate in the positive gate bias stress as mentioned before, the sub-channel can turn on earlier. During the negative bias stress, the mobile zinc interstitial moved toward the gate and could not affect the hump.

Therefore, the transfer characteristics of a-IGZO TFT might be improved without humps through the process adjustment by which the formation of mobile zinc interstitial could be suppressed.

### 4. CONCLUSIONS

In this study, the anomalous hump in a-IGZO TFTs with the bottom-gate structure was investigated under constant positive bias stress and negative bias stress. During the constant positive bias stress, the anomalous hump was observed in the transfer curve, which seemed to be the combination of a dominant current path and a parasitic current path. However, the hump was not observed under the negative bias stress. The positively charged mobile zinc interstitial ions were accumulated near the top side of the active layer by the field-induced migration under the positive gate bias stress. Then, those lower the body potential and accelerate sub-channel formation at the top side of the a-IGZO active layer.

## ACKNOWLEDGMENTS

This research was financially supported by the Ministry of Ed-

ucation, Science Technology (MEST) and the National Research Foundation of Korea (NRF) through the Human Resource Training Project for Regional Innovation, and by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2010-0028160).

### REFERENCES

- J. K. Jeong, J. H. Jeong, J. H. Choi, J. S. Im, S. H. Kim, H. W. Yang, K.N. Kang, K. S. Kim, T. K. Ahn, H. J. Chung, M. K. Kim, B. S. Gu, J. S. Park, Y. G. Mo, H. D. Kim and H. K. Chung, SID Int. Symp. Digest Tech. Papers, **39**, 1 (2008) [http://dx.doi. org/10.1889/1.3069591].
- [2] J. H. Lee, D. H. Kim, D. J. Yang, S. Y. Hong, K. S. Yoon, P. S. Hong, C. O. Jeong, H. S. Park, S. Y. Kim, S. K. Lim, S. S. Kim, K. S. Son, T. S. Kim, J. Y. Kwon and S. Y. Lee, SID Int. Symp. Digest Tech. Papers, 39, 625 (2008) [http://dx.doi.org/10.1889/1.3069740].
- J. M. Lee, I. T. Cho, J. H. Lee and H. I. Kwon, Appl. Phys. Lett., 93, 093504 (2008) [http://dx.doi.org/10.1063/1.2977865].
- [4] A. Suresh and J. F. Mutha, Appl. Phys. Lett., 92, 033502 (2008) [http://dx.doi.org/10.1063/1.2824758].
- [5] J. Triska, J. F. Conley, R. Presley and J. F. Wager, J. Vac. Sci. Technol. B, 28, C511 (2010) [http://dx.doi.org/10.1116/1.3455494].
- [6] Y. K. Moon, Sih Lee, W. S. Kim, B. W. Kang, C. O. Jeong, D. H. Lee and J. W. Park, Appl. Phys. Lett., 95, 013507 (2009) [http:// dx.doi.org/10.1063/1.3167816].
- J. S. Lee, J. S. Park, Y. S. Pyo, D. B. Lee, E. H. Kim, D. Stryakhilev, T. W. Kim, D. U. Jin and Y. G. Mo, Appl. Phys. Lett., **95**, 123502 (2009) [http://dx.doi.org/10.1063/1.3232179].
- [8] J. H. Lee, S. G. Park, S. M. Han, M. K. Han, K. C. Park, Solid-State Electronics, 52, 462 (2008) [http://dx.doi.org/10.1016/ j.sse.2007.10.030].
- [9] S. Y. Huang, T. C. Chang, M. C. Chen, and W. L. Liau, Electrochemical and Solid-State Letters, 14, H177 (2011) [http:// dx.doi.org/10.1149/1.3534828].
- [10] C. T. Tsai, T. C. Chang, S. C. Chen, Ikai Lo, S. W. Tsao, M. C. Hung, J. J. Chang, C. Y. Wu and C. Y. Huang, Appl. Phys. Lett., 96, 242105 (2010) [http://dx.doi.org/10.1063/1.3453870].
- [11] F. R. Libsch and J. Kanicki, Appl. Phys. Lett., 62, 1286 (1993)
  [http://dx.doi.org/10.1063/1.108709].
- [12] C. F. Huang, C. Y. Peng, Y. J. Yang, H. C. Sun, H. C. Chang, P. S. Kuo, H. L. Chang, C. Z. Liu and C. W. Liu, IEEE Electron Device Letters, **29**, 1332 (2008) [http://dx.doi.org/10.1109/ LED.2008.2007306].
- [13] P. Kofstad, J. Phys. chem. Solids, 23, 1571 (1962) [http://dx.doi. org/10.1016/0022-3697(62)90239-1].
- [14] P. Bonasewicz, W. hirschwald, and G. Neumann, Phys. Status solidi A, 97, 593 (1986) [http://dx.doi.org/ 10.1002/ pssa.2210970234].
- [15] V. Gavryushin, G. Raciukaitis, D. Juodzbalis, A. Kazlauskas, and V. Kubertavicius, J. Cryst. Growth, **138**, 924 (1994) [http://dx.doi. org/10.1016/0022-0248(94)90933-4].
- [16] Anderson Janotti and Chris G. Van de Walle, Phys. Rev. B, **76**, 165202 (2007) [http://dx.doi.org/ 10.1103/Phys-RevB.76.165202].
- [17] T. K. Gupta, J. Am. Ceram. Soc., 73, 1817 (1990) [http://dx.doi. org/10.1111/j.1151-2916.1990.tb05232.x].
- [18] T. K. Gupta, W. G. Carlson, P. L. Hower, J. Appl. Phys., 52, 4104 (1981) [http://dx.doi.org/10.1063/1.329262].
- [19] S. L. Jiang, T. T. Xie, H. Yu, Y. Q. Huang and H. B. Zhang, Microelectronic Engineering, 85, 371 (2008) [http://dx.doi. org/10.1016/j.mee.2007.07.011].