

Realistic Simulations on Reverse Junction Characteristics of SiC and GaN Power Semiconductor Devices

Guannan Wei*, Yung C. Liang[†], and Ganesh S. Samudra*

[†]* Dept. of Electrical and Computer Engineering, National University of Singapore, Kent Ridge, Singapore

Abstract

This paper presents a practical methodology for realistic simulation on reverse characteristics of Wide Bandgap (WBG) SiC and GaN p-n junctions. The adjustment on certain physic-based model parameters, such as the trap density and photo-generation for SiC junction, and impact ionization coefficients and critical field for GaN junction are described. The adjusted parameters were used in Synopsys Medici simulation to obtain a realistic p-n junction avalanche breakdown voltage. The simulation results were verified through benchmarking against independent data reported by others.

Key Words: High voltage p-n junction, SiC/GaN diode simulation, WBG power semiconductor

I. INTRODUCTION

Wide bandgap semiconductors, such as silicon carbide (SiC) and gallium nitride (GaN), have received considerable attention in the research and development of future generation power semiconductor devices. Wide bandgap materials provide high critical electric field, which is suitable to sustain high breakdown voltage [1]–[4]. The maturing technology in the production of single crystal SiC substrates and its process technologies enable the successful fabrication of extremely high voltage SiC devices. On the other hand, the GaN-based high voltage devices offer the promise of great advantage in power density, efficiency and cost saving, without much problem of the channel mobility issue. All of these make the GaN power device the potential competitor.

In principle, ideal SiC and GaN devices can both be simulated in Synopsys Medici [5] with default models and parameters available. However, simulation of reverse characteristics of WBG p-n junction using Medici poses challenges as the ideal equilibrium minority carrier concentration is too low to yield meaningful result on impact ionization carrier generation. In the practical situation, the equilibrium minority carrier concentration is much higher than the default level due to traps caused by the inherent substrate defects or fabrication processes. This needs to be adequately addressed in simulation model in order to yield meaningful results.

In this paper, we report a practical methodology to simulate

4H-SiC and GaN p-n diodes with model parameter adjustment in Medici. Some discussions on defects, photo-generation, impact ionization coefficients and critical field parameters are made. The obtained results are compared with reported results to clearly establish predictive capability of the simulations. This study paves the way for simulation of other SiC and GaN devices in their reverse-bias state.

II. PHYSICAL PARAMETERS

A. SiC p-n Junction Diode[6]

The current state-of-the-art quality of SiC high power devices are still a distance away from the ideal state, partially due to the imperfect substrate quality and limited fabrication techniques. Moreover, the variety of defects in SiC wafers and their adverse influence on device performance needs to be captured adequately in simulators. The approach taken in this work along with a brief discussion on defects now follows.

The common defects found in SiC epi-layers can be classified into two types: surface defects and crystalline defects. The surface defects, such as small growth pits and scratches, mainly affect the shallow junction devices, such as Schottky diodes. As for the types of crystalline defects, such as micropipes, inclusions, and elementary screw dislocations are detrimental to p-n junctions and other buried layers. The density of elementary screw dislocations typically ranges from 10^3 cm^{-2} to 10^4 cm^{-2} [7] and is the largest. This high density makes it the most detrimental defect for SiC device. The breakdown voltage reduction owing to elementary screw dislocations ranges from 10% to 30% compared to the ideal.

Hence, it is important to include the influence of the elementary screw dislocations on the electrical characteristics

Manuscript received Aug. 30, 2011; revised Oct. 3, 2011

Recommended for publication by Associate Editor Chong-Man Yun.

[†] Corresponding Author: chii@nus.edu.sg

Tel: +65-65162175, National University of Singapore

*Dept. of Electrical and Computer Engineering, National University of Singapore, Singapore

of SiC devices on the substrate containing such a defect. It is known that the SiC diode reverse characteristics are primarily varied by the enhanced impact ionization process due to the dislocation defects [8]. The presence of dislocations leads to the creation of trap states within the band gap leading to enhancement in carrier generation to participate in the impact ionization process. The device breakdown voltage and leakage current are to be influenced and determined by such an important parameter. The lowered breakdown voltage due to this mechanism should depend on the trap energy level and density. The dislocation levels are reported in [9] to be at $(E_C - 0.3 \text{ eV})$ and $(E_V + 0.4 \text{ eV})$. These levels are included in simulation to properly model the adverse effect of the defects on device reverse characteristics.

In SiC, the annealing process after ion-implantation is a major process challenge because the material is dense and stable with a short bond length (about 1.9\AA) and a high binding energy. Consequently, intrinsic point defects are anticipated to exhibit a high thermal stability. In addition, for common dopants Al, B, N, and P, high-temperature post-implant annealing ($1400\text{--}1800^\circ\text{C}$) is required to reach the activation energy level. However, still only limited defect annealing can be achieved after ion-implantation. The existence of defects forms traps in the bandgap, which enhances carrier generation.

To simulate the SiC p-n junction practically in Medici, it needs to take the effect of all the defects into account through the TRAP model. If the trap state is specified as CHARGED as in the case of donor state, then the following form of the Poisson equation can be used [6].

$$\epsilon \nabla^2 \psi = -q(p - n + N_D^+ - N_A^- - \sum_i N_{ti}(f_i - 1)) - \rho_s \quad (1)$$

Where ψ is the intrinsic Fermi potential, p and n are hole and electron concentrations respectively, N_D^+ and N_A^- are the ionized impurity concentrations, ρ_s is a surface charge or interface charge density and N_{ti} is the total number of traps for the i -th energy level. N_{ti} is calculated from the N.TOTAL parameter specified by the TRAPS statement and is also a function of energy and position. Thus the simulation results are able to capture the influence of defects on practical SiC device.

B. GaN p-n Junction Diode

The emphasis on GaN p-n junction breakdown simulation is instead on the selection of impact ionization coefficients of electrons and holes. Fig. 1 shows the calculated impact ionization coefficients as a function of inverse electric field for electrons and holes in both zincblende and wurtzite phase GaN [10]. It can be seen that, the impact ionization coefficients tend to merge within a zone between 5×10^4 and 3×10^5 per cm when the field is close to or larger than 4 MV/cm , knowing that the critical electric field is in the range of 3 to 6 MV/cm .

III. SIMULATION RESULTS AND DISCUSSION

A. SiC p-n Diodes

One common difficulty in the SiC device breakdown simulation is the convergence problem due to very low intrinsic




Fig. 1. Calculated impact ionization coefficients as a function of inverse electric field [10].

carrier concentration at room temperature. Such a low minority carrier concentration prohibits the impact ionization, hence a realistic numerical solution is not possible. One way to avoid this problem is by adding a photo-generation statement in Medici at around the SiC p-n junction to artificially increase minority carrier concentration. The photo-generation effect can be removed once the avalanche generation begins and a much larger number of electrons and holes exist to continue the impact ionization process for proper reverse bias behaviors.

In MEDICI, the photo-generation model provides the steady-state and time-dependent injection of electrons and holes into the specific device area. For the ease of simulation, full complexity of this model is not required and by setting of a single constant parameter A1 is sufficient. The value of parameter A1, which represents uniform carrier generation, will determine the carrier photo-generation rate, and thus raise up the carrier concentration within a device. According to previous study, A1 should be high enough to have a sizeable carrier concentration for the initialization of impact ionization and at the same time not causing the device breakdown by overwhelming large number of electrons and holes. When A1 is set in a suitable range between the lower limit and upper limit, the simulated result on breakdown voltage is independent of the photo-generation rate. A suitable value for A1 is to be 10% of the doping concentration of the drift layer.

Since most of the defects occur during SiC growth and dopant implantation damage, defect density should be a function of the parameters associated with these processes. Hence, we can expect that the trap density created by defects is related to drift layer concentration and thickness. Higher dose and hence higher dopant concentration of implantation will lead to a larger defect density. A thicker drift layer requires higher the implantation dose, depth and energy for doping adjustment, which will lead to larger defect density as well. Moreover, to grow a thicker drift layer, longer time for high temperature HTCVD growth is required when fabricating the original wafer, which will also lead to a larger defect density. Therefore, a linear relationship for trap density (cm^{-3}) in terms of the doping and the drift layer thickness is assumed

TABLE I
SiC P-N JUNCTION SIMULATION RESULTS FOR VERIFICATION

n-Layer Concentration (cm^{-3}) and Thickness (μm)	Reported breakdown Voltage (V)	Trap Density (cm^{-3})	Simulated breakdown voltage (V)	Simulated breakdown voltage without traps (V)
2×10^{14} [11] 100	8600	8.9432×10^{16}	9710.7	14272
3×10^{15} [12] 35	3500	3.1497×10^{16}	3346	3953.9
9.3×10^{15} [13] 13	1267	1.2245×10^{16}	1294.4	1682.1
1.3×10^{17} [14] 2	280	1.0466×10^{16}	270.5	270.7

to capture these effects as:

$$D_{\text{trap}} = \alpha \times N + \beta \times W \quad (2)$$

where N (cm^{-3}) is the drift layer doping concentration, W (μm) is the thickness of drift layer, α and β account for parameters of trap density induced by implantation and growth respectively. The value of these two parameters were obtained by matching the simulated data of reported devices to the experimental data. By adjusting trap concentrations and doing a linear least squares fit to the values, it arrived at the best values of $\alpha = 0.06675$ and $\beta = 0.89 \times 10^{15}$. To assess the validity of the parameters, the trap densities calculated from eq.(2) were applied to simulation of diodes reported in [11]–[14] and the results of breakdown voltages are compared to reported ones as shown in Table I.

The breakdown voltages simulated without traps show much difference from the reported data compared to those with trap density. It should be noted that the default Medici simulations are reasonably accurate for device with thin drift layer indicating marginal role played by traps. This confirms excellent utility of the trap model in Medici with eq.(2) to realistically simulate the SiC p-n junction. The dependence of breakdown voltage of p-n diodes against the trap density is depicted in Figs. 2 and 3 at different width W and doping concentration. It can be seen that, the influence on the trap density existence is more prominent at thick and lightly doped drift region.

Simulated leakage current curves with adjusted A1 to fit reported curves are shown in Figs. 4 and 5. The A1 values set for diodes of [15] and [16] with respective drift layer concentrations $9.7 \times 10^{15} \text{ cm}^{-3}$ and $3 \times 10^{15} \text{ cm}^{-3}$ are $2 \times 10^{15} \text{ cm}^{-3}$ and $1 \times 10^{14} \text{ cm}^{-3}$ respectively. As A1 set in the range between $1 \times 10^{13} \text{ cm}^{-3}$ and $1 \times 10^{18} \text{ cm}^{-3}$ does not vary breakdown voltage simulation, we can choose optimum value of A1 to be about 10% of drift layer doping concentration to find the reverse current.

However, this optimized A1 may vary depending on the SiC doping concentration, substrate quality and fabrication environment. If the substrate quality, and/or fabrication environment are relatively better, a slightly lower value below 10% of doping concentration can be picked up for simulation and vice versa.

Reported leakage current for diode [17] with drift layer concentration $1 \times 10^{15} \text{ cm}^{-3}$ is simulated with the optimized A1 of $1 \times 10^{14} \text{ cm}^{-3}$. Predictive capability for SiC p-n junction leakage current is verified through a good match of the simulated leakage current with reported experimental data as shown in Fig. 6.




Fig. 2. Simulated breakdown voltage of SiC diode vs. trap density. Influence of trap density is very strong for thick low doped drift region.




Fig. 3. Simulated breakdown voltage of SiC diode vs. trap density. The influence of heavily doped drift layer is not as strong as that of the lightly doped case.




Fig. 4. Experimental and simulated reverse current characteristics of SiC p-n diodes [15].




Fig. 5. Experimental and simulated reverse current characteristics of SiC p-n diodes [16].




Fig. 6. Application of the methodology to predict reversed current characteristics of a reported SiC p-n diode [17].

B. GaN p-n Diode

As stated, the adjustment in impact ionization coefficients is made for the simulation for GaN p-n junction breakdown. The coefficients are listed in Table II for comparison. The critical field is set to be 5×10^6 V/cm for the coefficients (in wurtzite phase) to be in the specified region.

The simulation results on breakdown voltage is shown in Fig. 7. The p-n junction has the profile of 5000Å p-GaN top layer at 10^{18} cm⁻³, 4 μm undoped GaN drift region and 1.2 μm n⁺-GaN at 3×10^{18} cm⁻³.

From the figure, the adjusted coefficients within the specified zone give the breakdown voltage at 500 V, which is in close agreement with the device in [18]. If the default coefficient and critical field are used, the breakdown voltage is simulated at 1700 V. By adjusting critical field depending on GaN defect density (the higher the defect density, the lower the critical field number should be) and drift region thickness (the thicker the epi drift region, the lower the critical field number should be), the simulation methodology can be applied to other GaN devices. For the GaN vertical p-i-n diode of 2 μm drift region thickness in [19], the simulation was done with $E_c = 6.8 \times 10^6$ V/cm to yield a similar breakdown voltage of 410 V.

Investigation has also been done on the dependency of critical electric field against the drift region doping concentration.

TABLE II
ADJUSTMENT IN IMPACT IONIZATION COEFFICIENTS

	α_n	α_p	E_c
Ideal (no defect)	2.5×10^8	8×10^5	3.4×10^7
Adjusted (with defect)	2.2×10^5	6×10^4	5×10^6




Fig. 7. Breakdown voltage of GaN p-n junction simulated with (breakdown at 500V) and without (breakdown at 1700 V) adjusted impact ionization coefficients.

Preliminary results gave the relationship

$$E_c = 3.97 \times 10^6 + 3.06 \times 10^{11} N \quad (3)$$

for the range between 10^{15} and 10^{18} cm⁻³. Further investigations on quantitative expression of E_c against drift region thickness, doping concentration and defect density will be carried out.

IV. CONCLUSIONS

A practical methodology for SiC and GaN p-n junction breakdown simulation is reported. The approach to select optimum trap and carrier photo-generation density parameters based on the doping concentration and drift layer thickness, which are physically linked to the defect density, is described. With these two parameters properly chosen, both the breakdown voltage and leakage current of simulated SiC p-n diodes match the experimental data well. The methodology clearly shows that the influence of defects on junction breakdown characteristics can be properly captured. On the GaN p-n junction simulation, the impact ionization coefficients are adjusted within the specified critical field zone based on the physics calculated. Adjustments on the critical field and impact ionization coefficients were found necessary in order to obtain realistic simulation outcomes.

ACKNOWLEDGEMENT

Authors thank the Agency for Science, Technology and Research, Singapore for funding the GaN research work under the SERC Grant number 102 169 0127.

REFERENCES

- [1] M. K. Das, J. J. Sumakeris, M. J. Paisley, and A. Powell, "High power 4H-SiC PiN diodes with minimal forward voltage drift," *Material Science Forum*, Vols. 457-460, pp. 1105-1108, 2004.
- [2] W. Bahng, G.-H. Song, H.-W. Kim, K.-S. Seo, and N.-K. Kim, "Fabrication and characterization of 4H-SiC pn diode with field limiting ring," *Material Science Forum*, Vols. 457-460, pp. 1013-1016, 2004.

- [3] W. Huang, T. P. Chow, and T. Khan, "Experimental demonstration of enhancement mode GaN MOSFETs," *Physica Status Solidi A*, Vol. 204, No. 6, pp. 2064-2067, 2007.
- [4] N. Ikeda, K. Kato, K. Kondoh, H. Kambayashi, J. Li, and S. Yoshida, "Over 55 A, 800 V high power AlGaIn/GaN HFETs for power switching application," *Physica Status Solidi A*, Vol. 204, No. 6, pp. 2028-2031, 2007.
- [5] Medici User's Manual, Fremont, StateCA: Synopsys, Inc., 2005.
- [6] G. Wei, Y.-C. Liang, and G.-S. Samudra, "Realistic simulation of reverse characteristics of 4H-SiC power diode," *POWERENG*, pp. 12-14, 2007.
- [7] Z.-C. Feng and J.-H. Zhao, *Silicon Carbide Materials, Processing, and Devices*, StateNew York, London: Taylor & Francis Books, Chap. 7, pp. 281-320, 2004.
- [8] L. Zheng, R.P. Joshi, and C. Fazi, "Dislocation defect based model analysis for the pre-breakdown reverse characteristics of 4H-SiC p-n diodes," *Journal of Applied Physics*, Vol. 85, pp. 7935-7938, Jun. 1999.
- [9] A. T. Blumenau, R. Jones, S. Öberg, P. R. Briddon, and T. Frauenheim, "Basal plane partial dislocations in silicon carbide," *Physica B: Condensed Matter*, Vol. 340-342, pp. 160-164, Dec. 2003.
- [10] I. H. Oguzman, E. Bellotti, and K. F. Brennanb, "Theory of hole initiated impact ionization in bulk zincblende and wurtzite GaN," *Journal of Applied Physics*, Vol. 81, No. 12, pp. 7827-7834, Jun. 1997.
- [11] S. E. Sadow, M. Capano, J. A. Cooper, M. S. Mazzola, J. Williams, and J. B. Casady "High temperature electrical activation in 4H and 6H-SiC in a Silane ambient to reduce step bunching," *Material Science Forum*, Vols. 338-342, pp. 901-904, 2000.
- [12] K. Vassilevski, K. Zekentes, G. Constantinidis, and A. Strel'chuk, "Fabrication and electrical characterization of 4H-SiC p+-n-n+ diodes with low differential resistance," *Solid-State Electronics*, Vol. 44, pp. 1173-1177, Jul. 2000.
- [13] D. Peters, R. Elpelt, R. Schörner, K. O. Dohnke, P. Friedrichs, and D. Stephani, "Large area, avalanche-stable 4H-SiC PiN diodes with VBR>4.5kV," *Material Science Forum*, Vols.483-485, pp. 977-980, 2005.
- [14] M. K. Das, J. J. Sumakeris, M. J. Paisley, and A. Powell, "High power 4H-SiC PiN diodes with minimal forward voltage drift," *Material Science Forum*, Vols.457-460, pp. 1105-1108, 2004.
- [15] Y. Sugawara, D. Takayama, K. Asano, R. Singh, J. Palmour, and T. Hayashi, "12-19kV 4H-SiC pin diodes with low power loss," in *Proc. IEEE International Symposium on Power Semiconductor Devices and IC's*, pp. 27-30, 2000.
- [16] R. Pérez, N. Mestres, X. Jordà, P. Godignon, and J. Pascual, "Optimization of junction termination extension for the development of a 2000V planar 4H-SiC diode," *Diamond and Related Materials*, Vol.12, pp. 1231-1235, 2000.
- [17] R. Singh, K. G. Irvine, J. T. Richmond, and J. W. Palmour, "High-temperature performance of 10 kilovolts 200 amperes (pulsed) 4H-SiC PiN rectifiers," *Material Science Forum*, Vols. 389-393, pp. 1265-1268, 2000.
- [18] A. P. Zhang, G. T. Dang, F. Ren, H. Cho, K.-P. Lee, S. J. Pearton, J.-I. Chyi, T.-E. Nee, C.-M. Lee, and C.-C. Chuo, "Comparison of GaN p-i-n and schottky rectifier performance," *IEEE Trans. Electron Devices*, Vol. 48, No. 3, pp. 407-411, 2001.
- [19] T. G. Zhu, D. J. H. Lambert, B. S. Shelton, M. M. Wong, U. Chowdhury, H. K. Kwon, and R. D. Dupuis, "High-voltage GaN pin vertical rectifiers with 2p.m thick i-layer," *Electronics Letters*, Vol. 36, No. 23, pp. 1971-1972, 2000.



Guannan Wei received her B.Sc degree from Zhejiang University in 2005 and M.Eng degree from the Department of Electrical and Computer Engineering, National University of Singapore in 2008. She joined in Hewlett Packard Singapore as a hardware engineer.



Yung C. Liang received the M.Sc. degree from National Tsing Hua University, Hsinchu, Taiwan in 1985 and the Ph.D. degree from the University of Sydney, Sydney, Australia in 1991, both in electrical engineering. He is currently an Associate Professor with the Department of Electrical and Computer Engineering, National University of Singapore, Singapore. He was a Visiting Academic at the Japan Advanced Institute of Science and Technology, Japan, in 1997 and at the University of California, Berkeley in 2001-2002. His research interests include power microelectronics, silicon microsystems, micro fuel cells and ferroelectric devices. He has more than 140 journal and conference publications in these areas. Dr. Liang is a member of the Phi Tau Phi Honorary Society (Taiwan) and the Society of Industry Technology (Singapore). He served as the Chairman of the IEEE Singapore Section during 1998-1999. He was the founding member for the IEEE International Conference on Power Electronics and Drive Systems (IEEE PEDS) in 1995 and the IEEE International Conference on Sustainable Energy Technologies (IEEE ICSET) in 2008. He was the recipient of the IEEE Third Millennium Medal in 2000 and the IEEE Singapore Section Distinguished Volunteer Award in 2009. He also received the Transactions Paper Prize from the IEEE Power Electronics Society for his work on high-frequency smart power synchronous rectifiers in 2000. He currently serves as an Associate Editor for the IEEE Transactions on Power Electronics and the International Journal of Power Electronics.



Ganesh S. Samudra (Ph. D., Purdue, 1985) is Associate Professor at the National University of Singapore, Department of Electrical and Computer Engineering. He was a visiting professor at MIT, USA in 2001. He is involved in research in the area of simulation and novel devices. He has published more than 300 technical papers in journals and conferences. He was co-recipient of the IEEE Electron Devices Society's 2008 Paul Rappaport Award. He served as simulation and modeling subcommittee chairman International Electron Device Meeting (IEDM) in 2010.