Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Digital PLL using Binary Phase-Frequency Detector and Counter for Digital Phase Detection

이진 위상-주파수 검출기와 카운터를 이용한 디지털 위상 고정 루프 회로 설계

  • Han, Jong-Seok (Dept. of Electronic Engineering, Inha University) ;
  • Yoon, Kwan (Dept. of Electronic Engineering, Inha University) ;
  • Kang, Jin-Ku (Dept. of Electronic Engineering, Inha University)
  • Received : 2012.06.22
  • Accepted : 2012.10.29
  • Published : 2012.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a digital phase-locked loop(Digital-PLL) circuit with a new phase-to-digital converter(P2D) is described. The proposed digital PLL is composed a P2D, a digital loop filter(DLF), and a digitally controlled oscillator(DCO). The P2D generates a digital code for a phase error. The proposed P2D used a binary phase frequency detector(BPFD) and a counter in place of a time-to-digital converter(TDC) for simple structure, compact area and low power consumption. The proposed circuit was designed with CMOS 0.18um process. The simulation shows the circuit operates with the 1.0 to 2.2GHz with the power consumption of 16.2mW at 1.65GHz and the circuit occupies the chip area of $0.096mm^2$.

본 논문은 이진 위상-주파수 검출기와 카운터를 사용한 새로운 위상-디지털 변환기 구조의 디지털 위상 고정 루프 회로를 제안하였다. 제안한 디지털 위상 고정 루프 회로는 위상-디지털 변환기, 디지털 루프, 디지털 제어 발진기(DCO)로 구성되어 있다. 제안된 위상-디지털 변환기 구조는 일반적인 시간-디지털 변환기(TDC)를 사용하지 않고, 이진 위상 주파수 검출기와 카운터를 사용함으로써 단순한 구조와 적은 면적으로 소비전력을 감소하는 장점을 갖는다. CMOS 0.18um 공정을 사용하여 1.0GHz에서 2.2GHz에 동작하는 디지털 위상 고정 루프 회로를 설계하였고 칩 면적은 $0.096mm^2$을 차지한다. 시뮬레이션 결과 전력소비는 1.65GHz 동작시 16.2mW로 나타났다.

Keywords

References

  1. V. Kratyuk, and P.K. Hanumolu, "A 0.6GHz to 2GHz digital PLL with wide tracking range," IEEE Custom Integrated Circuits Conference(CICC), pp. 305-308, Sept. 2007.
  2. R. J Yang and K. H Chao, "A 155.52Mbps - 3.125Gbps continuous-rate clock and data recovery circuit," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1380-1390, June. 2006. https://doi.org/10.1109/JSSC.2006.874328
  3. V. Kratyuk and P.K. Hanumolu, "A design procedure for all-digital phase-locked loops based on a charge-pump phase-locked loops analogy," IEEE Trans. Circuits and Systems II, vol. 54, no. 3, pp. 247-251, Mar. 2007. https://doi.org/10.1109/TCSII.2006.889443
  4. I. F Chen and R. J Yang, "Loop latency reduction technique for all-digital clock and data recovery circuits," IEEE Asian Solid-State Circuit Conference, pp. 309-312, Nov. 2009.
  5. Y.S. Son, J.H. Lim, J.C. Ha, and J.W, Wee, "A 0.4-2GHz, seamless frequency tracking controlled dual-loop digital PLL," IEEK, vol. 45, no. 12, pp. 65-72, 2008.