

Wideband VHF and UHF RF Front-End Receiver for DVB-H Application

Joonhong Park*, Sunyoul Kim*, Minhye Ho* and Donghyun Baek[†]

Abstract – This paper presents a wideband and low-noise direct conversion front-end receiver supporting VHF and UHF bands simultaneously. The receiver is composed of a low-noise amplifier (LNA), a down conversion quadrature mixer, and a frequency divider by 2. The cascode configuration with the resistor feedback is exploited in the LNA to achieve a wide operating bandwidth. Four gain-step modes are employed using a switched resistor bank and a capacitor bank in the signal path to cope with wide dynamic input power range. The vertical bipolar junction transistors are used as the switching elements in the mixer to reduce 1/f noise corner frequency. The proposed front-end receiver fabricated in 0.18 μm CMOS technology shows very low minimum noise figure of 1.8 dB and third order input intercept point of -12 dBm in the high-gain mode of 26.5 dB measured at 500 MHz. The proposed receiver consumes low current of 20 mA from a 1.8 V power supply.

Keywords: CMOS, Wideband, Multistep gain, LNA, Mixer

1. Introduction

The integration level of mobile terminals, such as handheld phones or tablet devices, has increased as more features have been added. Hence, size-efficient design has become more important. Furthermore, since mobile devices, nowadays are planned for worldwide use, multi-band or multi-standard designs are inevitable. Integrating multi-standards and multi-bands in a small space has become a significant issue, even for chip or module designers.

Mobile broadcasting has been serviced using several frequency bands, usually very-high frequency (VHF) or ultra-high frequency (UHF), with different standards of digital video broadcasting-handheld (DVB-H), terrestrial digital media broadcasting (T-DMB), or integrated services digital broadcasting-terrestrial (ISDB-T). To support multi-standards and multi-bands, until now, multi-antennas and multi-low-noise amplifiers (LNAs) have been usually used in the RF receivers as in [1, 2]. However, the size and cost competitiveness can be increased with the reduced number of required components if multiple bands, such as VHF and UHF bands, can be accommodated in a single antenna and a single LNA [3-5].

To embed two bands using a single antenna, the receiver configuration, especially the LNA, has to be redesigned to cover wide operating frequencies from VHF to UHF [6, 7] and the receiver should have enough low noise figure (NF) to prevent the system sensitivity in the two bands to deteriorate simultaneously. However, these wide bandwidth

systems are inevitably vulnerable to interference, which can deteriorate in-band signal purity. Hence, high linearity requirement is essential. These two requirements should be met over the whole range of input power and throughout the operating bandwidth. Introducing a multi-step gain mode is an effective way of trading off between the two constraints.

In this paper, a wideband and very low noise direct conversion front-end receiver supporting VHF and UHF bands is introduced for mobile broadcasting. The multi-gain mode is employed using a switched resistor bank and a capacitor bank in the signal path.

2. Receiver Design

Fig. 1 shows the system overview. The proposed front-end receiver is designed as the part of a mobile broadcasting direct-conversion receiver applicable to DVB-H/T, ISDB-T, and T-DMB. The tuner supports UHF and VHF band simultaneously with a single LNA with a single input. The single input design is more advantageous




Fig. 1. System overview

* Corresponding author: School of Electrical Engineering, Chung-Ang University, Korea. (dhbaek@cau.ac.kr)

* School of Electrical and Electronic Engineering, Chung-Ang University, Korea.

Received: April 3, 2010; Accepted: October 10, 2011




Fig. 2. Low-noise amplifier circuit schematic and control logic table (External Component: $C_{in} = 10 \text{ nF}$, $L_{in} = 12 \text{nH}$)

compared with the differential input because no additional bulky balun between the antenna and the LNA is required. Hence, the single input design is helpful in reducing the module size and cost.

The LNA schematic is described in Fig. 2. The LNA employs common gate (CG) and common source (CS) stages with a degeneration inductor, L_{deg} . The feedback resistors are employed to increase operating bandwidth. By changing the feedback resistor values and adding the capacitive losses, four-gain steps are achieved. Through these two techniques, accurate step gains and wideband input matching can be obtained.

In high-gain mode, SW_1 is turned on and the feedback resistance is chosen as R_{high} , whereas SW_2 – SW_6 are turned off and Q_{12} and Q_{13} are off-biased. Then, the input signal is amplified with high gain by the common source transistor, Q_{11} . In mid or low1 gain step, the signal amplification is accomplished in the common source transistor, Q_{12} or Q_{13} , respectively. However, the feedback resistances are lowered by switching on SW_2 or SW_3 and the input voltages to Q_{12} or Q_{13} experience capacitor dividing by the ratio of C_{s2} , C_{s3} , C_{gs2} , and C_{gs3} . Hence, the gains at mid or low1 gain mode decrease about 9 and 18 dB compared to the high gain mode. But the third input intercept point increases as much as the gain decreases. In low2 gain step, the biases of all transistors are turned off and all switches are off except SW_4 . The input signal passes through the passive elements to the output of LNA with 2 dB loss. The power consumption in the low2 gain mode becomes zero. The on and off status and bias conditions are summarized in the inset of Fig. 2. The degeneration inductor, L_{deg} (0.35 nH), is implemented with a down-bonded wire. Capacitors, C_{gs1} – C_{gs3} are selected to match possible noise and gain optimum points at each gain mode.

To improve the electro-static discharge (ESD) performance, back-to-back diodes and clamp circuits are employed, as depicted in Fig. 3. The parasitic capacitance of ESD is around 150 fF, and the pad parasitic for bond-wire is around 100 fF. The parasitics ($C_1 = 0.3 \text{ pF}$, $L = 2 \text{ nH}$, $C_2 = 0.25 \text{ pF}$) of the package and the pad lower the input impedance of the LNA, which are characterized by an electro-magnetic simulator and included in the circuit simulation.




Fig. 3. Schematic of ESD protection and package model

The down conversion I-Q mixer in Fig. 4 is based on the differential Gilbert cell, and includes a function of single to differential conversion. The common gate, Q_1 and the common source, Q_2 convert the input single-phase voltage to the differential currents i_p and i_n . The mismatch arising from the series resistance of the inductor, L_s is compensated by adding a very small resistor R_s of 2 Ohm. Thus, the trans-conductance (g_m) of the CS and CG stages can be equalized to provide the true differential currents without lowering the gain of the CS stage.

In this direct conversion architecture, one of the most critical problems is flicker noise, mainly generated in the switching transistors of a Gilbert-type down-conversion mixer. To overcome this, vertical bipolar junction




Fig. 4. IQ Mixer schematic using the vertical BJT

transistors(BJT) are adopted as switching devices Q_3 - Q_{10} in the I-Q mixer. The BJTs improve flicker noise characteristics while sacrificing very little linearity [8]. The usage of the vertical BJT in the switching stage greatly reduces 1/f noise corner frequency in two orders compared with the NMOS transistor. The limitation of the vertical BJT is low unit-gain frequency, f_T less than 2 or 3 GHz in 0.18 μm CMOS technology, and relatively low input impedance [7]. However, vertical BJTs can be successfully employed as switching elements because the switching operation is less than 1 GHz in this application. The frequency divider is laid out as close to the mixer as possible because the mixer performance depends on the driving power of the local carriers. The frequency divider is designed in the conventional CML type to generate the quadrature phase signals for the down-conversion mixer.

3. Experiment Result

The receiver was implemented using 0.18 μm CMOS technology. The fabricated chip was packaged in 32-QFN, glued on the printed circuit board (PCB), and measured using an NF meter, two-tone signal generator, and a spectrum analyzer.

The NF and the third-order input intercept points (IIP3) measured at 500 MHz are depicted in Fig. 5. Measurement was done at the 4-gain mode of 26.5, 16, 7, and -2 dB, respectively. At the high-gain mode determining the whole system sensitivity, a very low minimum NF of 1.8 dB is given. At the low-gain mode, a high IIP3 of 27 dBm is achieved. The 1/f noise corner frequency was measured to be less than 1 kHz, attributed to the low-noise vertical BJTs.

The linearity of the receiver is estimated by applying two-tone input signals with 2 MHz frequency spacing. Fig. 6 shows the measurement results of the fundamental and intermodulation output powers versus input power at each gain mode. The IIP3 is obtained by extrapolating the




Fig. 5. Measured IIP3 and NF versus front-end gain at 500 MHz




Fig. 6. Measured fundamental and intermodulation power vs. input power

measurement data and the second-order intercept point (IIP2) measured using the same method. The estimated IIP3s are about -12, -2, 10, and 15 dBm at each gain step. Fig. 7 shows the frequency variation of important design requirements. The gain variation is less than 5 dB from 150 MHz to 850 MHz. The minimum NF is centered at around 400 MHz, and the average NF between 470 MHz and 700 MHz was measured less than 2.8 dB. The IIP2 measurement results showed more than 22 dBm. Fig. 8 shows the input matching characteristics. The targeted return loss was less than -8 dB in the whole frequency range of 170 MHz to 250 MHz (VHF) and 480 MHz to 700 MHz (UHF). However, the measured return loss was higher than expected. The difference is ascribed to the pad and package model inaccuracy. The high return loss at the VHF band can cause a slight NF degradation. The front-end chip consumes low current of 20 mA composed of 10 mA at LNA, 4 mA at the mixer core, 4 mA at the mixer buffers, and 2 mA at divider-by-2. The chip size is 800 \times 2400 μm^2 as shown in Fig. 9.

The measured data were compared with the recently published front-ends that cover VHF and UHF frequency bands with a single LNA or multiple LNAs. The proposed receiver shows lower or comparable NF in both bands with reasonable linearity.




Fig. 7. Measured gain, NF, IIP3, and IIP2 vs. frequency




Fig. 8. Measured return loss characteristics



Fig. 9. Photograph of the fabricated radio frequency front-end ($800 \times 2400 \mu\text{m}^2$)

Table 1. Photograph of the fabricated RF front-end

	Ref[9]	Ref[10]	Ref[11]	Ref[12]	This work
Tech.	CMOS 65 nm	CMOS 0.18 μm	CMOS 65 nm	CMOS 0.18 μm	CMOS 0.18 μm
Config.	Multi LNA	Single LNA	Multi LNA	Single LNA	Single LNA
NF, dB* @Max Gain (VHF/UHF)	2.5 to 3 /2.2 to 3.2	5 to 6 /5 to 7	2.7 to 3.0 /3.6 to 4.8	4 to 7	1.8 / 2.8
IIP3, dBm @high Gain	-4/-6	-30/-23	-	-13.8 at 500 MHz	-10/-15
IIP2, dBm @high Gain	26/30	-	-	-	22/29
Supply (V)	1.2, 2.5	1.8	1.8	1.8	1.8

* VHF Band: 170 MHz to 210 MHz; UHF Band: 470 MHz to 700 MHz

6. Conclusion

A fully integrated wideband and low-noise radio frequency front-end receiver supporting VHF and UHF bands simultaneously has been realized in 0.18 μm CMOS technology. To enlarge the operating bandwidth and accommodate the multi-step gain mode, a cascode configuration with a switched resistor feedback and a switched capacitive loss are proposed. The single to differential conversion is performed in the input stage of the in phase-quadrature(IQ) mixer. The parasitic vertical BJT, which is the switching device of the IQ mixer, is used to minimize 1/f noise contribution. The proposed front-end receiver shows low minimum NF of 1.8 dB and IIP3 of -12 dBm in the high-gain mode of 26.5 dB measured at 500 MHz. The proposed receiver consumes low current of 20 mA from a 1.8 V power supply

Acknowledgements

The present work was supported by the Chung-Ang University Research Scholarship Grants in 2011.

References

- [1] Jaewook Shin, Jongsik Kim, Seungsoo Kim, and Hyunchol Shin, "A Delta-Sigma Fractional-N Frequency Synthesizer for Quad-Band Multi-Standard Mobile Broadcasting Tuners in 0.18- μm CMOS," *J. Semi. Tech. Scien.*, vol. 7, no. 4, Dec. 2007.
- [2] Young-jin Kim, Jae-wan Kim, Parkhomenko, V.N, Donghyun Baek, Jae-heon Lee, Eun-yung Sung, Iku Nam, and Byeong-ha Park, "A Multi-Band Multi-Mode CMOS Direct Conversion DVB-H Tuner," *ISSCC Dig. Tech. Papers*, pp. 2504 – 2513, 2006.
- [3] I. Vassiliou, K. Vavelidis, S. Bouras, S. Kavadias, Y. Kokolakis, G. Kamoulakos, A. Kyranas, C. Kapnistis, N. Haralabidis, "A 0.18 μm CMOS Dual-Band Direct-Conversion DVB-H Receiver," *ISSCC Dig. Tech. Papers*, pp. 2494 – 2503, 2006.
- [4] Michael Womac, Armin Deiss, Tom Davis, Ron Spencer, Buddhika Abesingha, and Philip Hisayasu, "Dual-band Single-Ended-Input Direct-Conversion DVB-H Receiver," *ISSCC Dig. Tech. Papers*, pp. 2514–2523, 2006.
- [5] P. Antoine, P. Bauser, H. Beaulaton, M. Buchholz, D. Carey, T. Cassagnes, T. Chan, S. Colomines, F. Hurley, D. Jobling, N. Kerney, A. Murphy, J. Rock, D. Salle, and C. Tu, "A direct conversion receiver for DVB-H," *IEEE J. Solid-State Circuits.*, vol 40, pp. 2536–2546, Dec. 2005.
- [6] Min Cheol Ha, Young Jin Park, and Yun Seong Eo, "A 3-5 GHz Non-Coherent IR-UWB Receiver," *J. Semi.*

- Tech. Scien., vol.8, no.4, Dec, 2008
- [7] J. Lerdworatawee, and W. Namgoong "Wideband CMOS cascode low noise amplifier design based on source degeneration topology," IEEE Trans. Circuit and Systems, vol 52, pp. 2327–2334, 2005.
 - [8] I. Nam, Y. Kim, K. Lee, "Low 1/f noise and dc offset RF mixer for direct conversion receiver using parasitic vertical npn bipolar transistor in deep n-well CMOS technology," IEEE VLSI Symp., 2003.
 - [9] I. Vassiliou, K. Vavelidis, N. Haralabidis, A. Kyranas, Y. Kokolakis, S. Bouras, G. Kamoulakos, C. Kapnistis, S. Kavadias, N. Kanakaris, E. Metaxakis, C. Kokozidis, and H. Peyravi "A 1.2 V 114 mW Dual-Band Direct-Conversion DVB-H Tuner in 0.13 μ m CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 3, Mar. 2009.
 - [10] J. Kim, S. Lee, S. Kim, J. Ha, J. Min, Y. Eo, and H. Shin, "A 54–862 MHz CMOS Direct Conversion Transceiver for IEEE 802.22 Cognitive Radio Applications," IEEE CICC 2009 Dig. Tech, pp. 255–258.
 - [11] S. Kang, H. Kim, J. Choi, J. Chang, J. Bae, W. Choo and B. Park, "A Triband 65 nm CMOS Tuner for ATSC Mobile DTV SoC," IEEE RFIC Symp., pp. 185–188, 2010.
 - [12] S. Lerstaveesin, M. Gupta, D. Kang, and B. Song, "A 48–860 MHz CMOS Low-IF Direct-Conversion DTV Tuner," IEEE Solid-State Circuits, vol. 43, no. 9, Sept. 2008.



Joonhong Park He received his B.S. and M.S. degree from the School of Electrical Engineering, Chung-Ang University in 2006 and 2008, respectively. He is currently working toward his Ph.D. degree at the School of Electrical Engineering in Chung-Ang University. His research interests include the CMOS RF transceiver and the phase locked loop for wireless communication and car radar system.



Sun-Ryoul Kim He received his B.S. degree from the School of Electrical Engineering, Chung-Ang University in 2010 and is currently working toward his M.S. degree at the School of Electrical Engineering in Chung-Ang University. His research interests include the RF receiver for motion sensor and radar applications.



Minhye Ho She received her B.S. degree from the School of Electrical Engineering, Chung-Ang University in 2010 and is currently working toward her M.S. degree at the School of Electrical Engineering in Chung-Ang University. Her research interests include the RF power amplifier for motion sensor and radar applications.



Donghyun Baek He received the B.S., M.S., and Ph.D. degrees in the department of electrical engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2007, he was a senior engineer with the System LSI Division, Samsung Electronics, Ki-heung, Korea, where he was engaged in mobile broadcasting RF receiver design and lead the CMOS power amplifier project for handsets. In 2007, he then joined the School of Electrical Engineering in Chung-Ang University, Seoul, Korea, where he is currently an associate professor. His research interests include analog, RF, and mixed mode circuit designs for mobile communication, radar and sensor systems.