References
- IEEE, "IEEE 754-2008 Standard for Floating- Point Arithmetic", 2008.
- M. F. Cowlishaw, The decNumber C Library v3.68, IBM Corportation, http://speleotrove.com/ decimal/decnumber.pdf, 2011.
- Sun Microsystems, BigDecimal class, java 2 plaform standard edition 5.0, API specification, http://java.sun.com/j2se/1.5.0/docs/api/java/math/BigDecimal.html, 2011.
- Intel Corportation, Intel Decimal Floating-Point Math Library, http://softw are.intel.com /en-us/articles/intel-decimal-floating-point-mathlibrary/, 2011.
- L. Eisen, J. W. Ward III, H. -W. Tast, N. Mading, J. Leenstra, S. M. Mueller, C. Jacobi, J. Preiss, E. M. Schwarz, and S. R. Carlough, "IBM POWER6 Accelerators: VMX and DFU," IBM J. Research and Development, vol. 51, no. 6, pp. 663-684, 2007.
- B. Sinharoy, R. Kalla, W. J. Starke, H. Q. Le, and R. Cargnoni, "IBM POWER7 multicore server processor," IBM J. Research and Developement, vol 55, no. 3, pp. 1-29, 2011. https://doi.org/10.1147/JRD.2010.2102670
- A. Y. Duale, M. H. Decker, H. -G. Zipperer, M. Aharoni, and T. J. Bohizic, "Decimal Floating-Point in z9: An Implementation and Testing Perspective," IBM J. Research and Development, vol. 51, no. 1/2, pp. 217-228, 2007. https://doi.org/10.1147/rd.511.0217
- C. F. Webb, "IBM z10: The Next-Generation Mainframe Micro-processor," IEEE Micro, vol. 28, no. 2, pp. 19-29, Mar-Apr. 2008. https://doi.org/10.1109/MM.2008.26
- L. K. Wang, C. Tsen, M. J. Schulte, and D. Jhalani, "Benchmarks and Performance Analysis of Decimal Floating-Point Applications," Proc. 25th IEEE Int'l Conf. Computer Design, pp. 164-170, 2007.
- P. Farmwald, "On the Design of High Performance Digital Arithmetic Units", PhD thesis, Stanford Univ., Aug. 1981.
- S. Oberman, Design Issues in High-Performance Floating-Point Arithmetic Units. Ph.D. thesis, Stanford University, November 1996.
- S. Oberman, H. Al-Twaijry, M. Flynn, A SNAP project: design of floating-point arithmetic units, in: Proceedings of 13th IEEE Symposium on Computer Arithmetic, 1997, pp. 156-165.
- A. Akkas, Dual-mode floating-point adder architectures, Journal of Systems Architecture, 2008, 54(12): pp. 1129-1142. https://doi.org/10.1016/j.sysarc.2008.05.004
- L. K. Wang, M. J. Schulte, J. D. Thompson, and N. Jairam, "Hardware Designs for Decimal Floating-Point Addition and Related Operations," IEEE Transactions on Computers, vol. 58, no. 3, pp. 322-355, Mar. 2009. https://doi.org/10.1109/TC.2008.147
- J. Thompson, M.J. Schulte, and N. Karra, "A 64-Bit Decimal Floating-Point Adder," Proc. IEEE CS Ann. Symp. VLSI (ISVLSI ''04), pp. 297-298, Feb. 2004.
- G. Even and P. M. Seidel, "A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication," IEEE Transactions on Computers, vol. 49, no. 7, pp. 638-650, July 2000. https://doi.org/10.1109/12.863033
- Xilinx, Spartan-3 FPGA Family Data Sheet, http://www.xilinx.com/support/documentation/ data_sheets/ds099.pdf, 2009.
Cited by
- 고속 연산을 위한 병렬 구조의 십진 부동소수점 연산 장치 설계 vol.17, pp.12, 2012, https://doi.org/10.6109/jkiice.2013.17.12.2921