Acknowledgement
Supported by : 부경대학교
References
- John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, and Manjusha Shankaradas, "Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL," IEEE JSSC, Vol. 38, No. 11, pp. 1795-1801, Nov. 2003.
- J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996. https://doi.org/10.1109/JSSC.1996.542317
- R. B. Staszewski and P. T. Balsara, ""Phase-domain all-digital phaselocked loop,"" IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005. https://doi.org/10.1109/TCSII.2004.842067
- Stefanos Sidiropoulos, and Mark A. Horowitz, ""A Semidigital Dual Delay-Locked Loop," IEEE JSSC vol. 32, no. 11, Nov. 1997.
- Abdulkerim L.Cobanm Mustafa H. Koroglu and Kashif A,ahmed, "A 2.5-3.125 Gb/s Quad Transceiver With Second-Order Analog DLL-Based CDRs," IEEE JSSC vol. 40, no. 9, Sep. 2005.
- Keng-Jan and Tai-Cheng Lee, "An 8-GHz to 10-GHz distributed DLL for multiphase clock generation," IEEE JSSC vol. 44, no. 9, Sep. 2009.
- 최영식, 손상우, "위상지연을 이용한 Integer-N 방식의 위상.지연고정루프 설계", 전자공학회, 47권 6호, pp. 51-56, 6월 2010.