

# A 40fJ/c-s 1 V 10 bit SAR ADC with Dual Sampling Capacitive DAC Topology

Binhee Kim, Long Yan, Jerald Yoo, and Hoi-Jun Yoo

**Abstract**—A 40 fJ/c-s, 1 V, 10-bit SAR ADC is presented for energy constrained wearable body sensor network application. The proposed 10-bit dual sampling capacitive DAC topology reduces switching energy by 62% compared with 10-bit conventional SAR ADC. Also, it is more robust to capacitor mismatch than the conventional architecture due to its cancelling effect of each capacitive DAC. The proposed SAR ADC is fabricated in 0.18  $\mu\text{m}$  1P6M CMOS technology and occupies 1.17  $\text{mm}^2$  including pads. It dissipates only 1.1  $\mu\text{W}$  with 1 V supply voltage while operating at 100 kS/s.

**Index Terms**—SAR ADC, dual sampling, low energy, wearable body sensor network

## I. INTRODUCTION

Recently, a battery-less disposable healthcare sensor [1, 2] with self configured network controller enables wearable healthcare in personal daily life. Such healthcare sensor needs to harvest the power from external network controller through cm-range inductive coupling. In such circumstances, the power budget of entire sensor is extremely limited as low as 12  $\mu\text{W}$  [2]. An ADC is one of the key functional blocks whose power consumption and conversion rate are essential to realize continuous healthcare.

Among many types of ADCs, the SAR (Successive Approximation Register) ADC is one of the most widely

used in energy constrained application [3, 4] due to its minimum analog blocks. Even though the SAR ADC [3, 4] consumes low power (about 25  $\mu\text{W}$ ), it is still beyond the power budget of the battery-less disposable healthcare sensor [1, 2].

For these reasons, a lot of previous works focused on reducing energy of the SAR ADC [6, 7]. The SAR ADC consists of digital logics to generate control signal, a capacitive DAC (digital-to-analog converter) for successive charge distribution to evaluate the sampled signal, and a comparator. Since the switching power of a capacitive DAC is dominant portion in the SAR ADC's power consumption, a lot of works focusing on saving the switching energy of the capacitive DAC have been reported [6, 7]. Previous works such as proposed in [6] reduce switching energy by eliminating unnecessary switching operation with splitting capacitors in the capacitive DAC. These methods can save 37% of the switching energy compared to the conventional ones [5].

However, since the requirement of low power is much stringent, this work proposes a new architecture for the capacitive DAC of SAR ADC. It was proved that it would be able to save 62% of the switching energy compared to the conventional switching scheme [5] and 40% even compared to the previous work [6] in 10-bit resolution. It eliminates MSB calculation switching energy as well as unnecessary switching operation by sampling input voltage at both nodes of the comparator. It is called dual sampling method in this paper.


This paper proposes a new 10-bit ADC fabricated in a 0.18  $\mu\text{m}$  CMOS. Section II explains the operation of the proposed SAR architecture, compared with that of the conventional ones. Various analyses about switching power are explained in section III. The effects of capacitor

mismatch in the proposed architecture are investigated in section IV. Implementation results are presented in section V. Finally, section VI draws our conclusions.


## II. THE PROPOSED SAR ARCHITECTURE

In order to compare the operations, we first review the operation of the conventional SAR ADC shown in Fig. 1. The SAR ADC is composed of a binary capacitive DAC, a comparator, and SAR control logics. The total capacitance of a binary capacitive DAC is  $2^n C$  where  $C$  is a unit capacitance. These capacitors are connected to one side of a comparator in parallel. In sample mode, the DAC samples  $V_{ref} - V_{in}$ , and the entire bottom plates of capacitive DAC are connected to the ground in hold mode. The bottom plates of capacitors are connected to the reference voltage or ground in calculation phase.

The proposed architecture splits a capacitive DAC into two and samples input voltage at both DAC as shown in Fig. 2. Total capacitance of a capacitive DAC is the same as conventional one with  $2^n C$ , but each capacitive DAC of  $2^{n-1} C$  capacitance is connected to respective input side of a comparator separately. The proposed architecture is single-ended, not differential. In other words, input




**Fig. 1.** Conventional SAR ADC Architecture and Operation. (a) Sample, (b) Hold and (c) Calculation.



**Fig. 2.** The proposed SAR ADC Architecture and Operation. (a) Sample, (b) Hold and (c) Calculation.

voltage nodes are same at upper capacitive DAC and lower capacitive DAC. The operation of the proposed SAR ADC is as follows. First of all, the upper side capacitive DAC samples  $V_{ref} - V_{in}$ , while the bottom side capacitive DAC samples  $V_{in}$ . In hold mode (after sample mode), the entire bottom plates of capacitive DAC are connected to the ground. Simultaneously, MSB can be calculated in hold mode. In this way, this dual sampling method induces MSB calculation with no switching energy consumptions. Because almost the half of the total switching energy is consumed at the MSB calculation phase in the conventional architecture, the proposed sampling method has the possibility of reducing total switching energy.

The rest of the bits are calculated as follows. The timing diagram of 4-bit SAR ADC operation when output code is 1000 is shown as an example in Fig. 3. Each switch name is shown in Fig. 1(c) and Fig. 2(c). In the case of the conventional SAR ADC,  $S_3$  is connected to the reference voltage to decide MSB in the first cycle. Depending on MSB, connections of  $S_3$  and  $S_2$  is decided




**Fig. 3.** Timing Diagram of operation of Conventional SAR ADC and the proposed Dual Sampling SAR ADC in calculation phase.

in the second cycle. In the same manner, connections of  $S_2$  and  $S_1$  are decided depending on the second bit in the third cycle.

In the case of the proposed SAR ADC, the MSB is decided in hold mode. Depending on the MSB, connections of  $S_{U2}$  and  $S_{D2}$  are decided in the first cycle.  $S_{UX}$  and  $S_{DX}$  do the opposite operation. In the second cycle, connections of  $S_{U1}$  and  $S_{D1}$  are decided depending on the second bit. Then completion of calculation of 4-bit ADC is done at the third cycle in the proposed architecture, while done at the fourth cycle in the conventional architecture.

Fig. 4 shows the circuit diagram of a comparator. A dynamic comparator is used for low power compensation. PMOS and NMOS connected to  $CLK\#$  signal block continuous current flow. A comparator is activated at the edge of  $CLK\#$  signal. By the complementary operation of  $sw$ (switch) signal and  $CLK\#$  signal, the comparator output signal is transmitted to a latch.



**Fig. 4.** Circuit Diagram of Comparator.

### III. SWITCHING ENERGY ANALYSIS

The SAR ADC consists of digital logics, a capacitive DAC, and a comparator as referred in section II. This section is focused on switching energy analysis of the proposed Dual Sampling SAR ADC compared with the conventional SAR ADC.

Using the method of switching energy calculation in reference [7], the energy consumptions for each bit generation in three kinds of SAR ADC's architecture have been derived in Fig. 5. The split cap architecture in [6] also compared with the proposed architecture. The split cap architecture looks similar to the proposed one from a view point that the DAC in conventional one [5] is split into two blocks as shown in Fig. 5. However, while the entire capacitors in the split cap method are connected to the one input node of the comparator, split DACs in the proposed are connected to both input nodes of the comparator.

In Fig. 5, 3-bit SAR ADC is presented as an example. In the MSB calculation phase of the conventional architecture and the split cap architecture, the half of the total capacitor has to be connected to the reference voltage. MSB calculation power has great portion of weight on the total power consumption, especially in the split cap architecture.

If switching energy of each bit except MSB phase is compared, proposed one consumes more power. Hence, switching energy of each bit is

$$E_{n \rightarrow n+1} = -V_{REF} (Q_{n+1} - Q_n) = -V_{REF} (C_1(V_{n+1} - V_n) + C_2((V_{n+1} - V_{REF}) - V_n)) \quad (1)$$

where  $C_1$  represents the capacitance connected to the reference voltage in  $n$ th phase and  $(n+1)$ th phase simultaneously,  $C_2$  represents the capacitance newly connected to the reference voltage in  $(n+1)$ th phase,  $V_n$  represent voltage at node connected to the comparator in  $n$ th phase, and  $V_{n+1}$  represent voltage at node connected to the comparator in  $(n+1)$ th phase. As lower bit is calculated,  $V_{n+1} - V_n$  and  $C_2$  are getting lower. Therefore, as lower bit is calculated, much less power is consumed. With this result, even though switching energy of each bit is consumed more in the proposed architecture than in

Architecture	Conventional Architecture[5]			Split Cap Architecture[6]			The proposed Architecture		
Vin	Each Bit Calculation Energy								
	MSB	2nd	3rd	MSB	2nd	3rd	MSB	2nd	3rd
1/8 V <sub>ref</sub>	2CV <sub>ref</sub> <sup>2</sup>	$\frac{5}{2} CV_{ref}^2$	$\frac{9}{8} CV_{ref}^2$	2CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{2} CV_{ref}^2$	$\frac{1}{8} CV_{ref}^2$	0	CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{4} CV_{ref}^2$
3/8 V <sub>ref</sub>	2CV <sub>ref</sub> <sup>2</sup>	$\frac{5}{2} CV_{ref}^2$	$\frac{5}{8} CV_{ref}^2$	2CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{2} CV_{ref}^2$	$\frac{5}{8} CV_{ref}^2$	0	CV <sub>ref</sub> <sup>2</sup>	$\frac{3}{4} CV_{ref}^2$
5/8 V <sub>ref</sub>	2CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{2} CV_{ref}^2$	$\frac{13}{8} CV_{ref}^2$	2CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{2} CV_{ref}^2$	$\frac{1}{4} CV_{ref}^2$	0	CV <sub>ref</sub> <sup>2</sup>	$\frac{3}{4} CV_{ref}^2$
7/8 V <sub>ref</sub>	2CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{2} CV_{ref}^2$	$\frac{1}{8} CV_{ref}^2$	2CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{2} CV_{ref}^2$	$\frac{1}{8} CV_{ref}^2$	0	CV <sub>ref</sub> <sup>2</sup>	$\frac{1}{4} CV_{ref}^2$
Normalized Average	2	$\frac{3}{2}$	$\frac{7}{8}$	2	$\frac{1}{2}$	$\frac{9}{32}$	0	1	$\frac{1}{2}$

Fig. 5. Comparisons of switching power of three architectures. Conventional [5], Split Cap [6], the proposed architectures.

the conventional and the split cap architecture, total sum of every bit calculation energy is less in the proposed one than in the conventional and the split cap one due to the eliminated MSB calculation energy.

Accumulated switching energy distribution at each bit is presented in Fig. 6. As shown in Fig. 6, switching energy of MSB calculation in the proposed architecture is 0. By this property, switching energy of conversion in the proposed architecture is almost half of that in the split cap architecture, as plotted in 10<sup>th</sup> bit in Fig. 6. As a result, the proposed architecture can save 62% of switching energy compared to the conventional one in




Fig. 6. Accumulated Average Switching Energy at Each Bit. Conventional architecture [5], Split cap architecture [6], the proposed architecture.

10-bit resolution. Also it can even save 40% of switching energy compared to the split cap architecture.

Fig. 7 shows the comparison of switching energy at each code in three kinds of architectures: the conventional architecture, the split cap, and the proposed one. These models are proved with rigorous SPICE simulations. This figure shows the switching energy at each output code. As shown in Fig. 6, the proposed architecture can save 62% of switching energy compared to the conventional one and save 40% of switching energy compared to the




Fig. 7. Comparison of Switching Energy in 10-bit ADC Calculation Phase. Conventional architecture [5], Split cap architecture [6], the proposed architecture. Switching energy of the proposed architecture is almost half of that of split cap architecture.

split cap architecture in 10-bit resolution. Due to similarity in the switching mechanism method, the shape of energy distribution curve of the proposed one looks similar to that of the split cap architecture.

#### IV. CAPACITOR MISMATCH

Accuracy of SAR ADC can be affected by capacitor mismatch, which is occurred by parasitic capacitances of capacitive DAC, process variations of capacitors, etc. In this section, two factors of capacitor mismatch, parasitic capacitances of capacitive DAC and process variations of each capacitor, are analyzed in the conventional SAR ADC and the proposed Dual Sampling SAR ADC.

##### 1. Parasitic Capacitances

SAR ADC suffers from the parasitic capacitances of the output nodes of the capacitive DAC. In the Dual Sampling SAR ADC, the output nodes of two capacitive DAC suffer from the own parasitic capacitances respectively, while the conventional and the split capacitor structures have one node with parasitic capacitances.

To compare the effect of parasitic capacitances of the Dual Sampling SAR ADC with that of the conventional and the split capacitor SAR ADC, effect to the accuracy of each ADCs by parasitic capacitance variations are analyzed. When  $x_{conv}$  indicates parasitic capacitance of the conventional SAR ADC, each bit,  $D_{C(0)}, D_{C(1)}, \dots, D_{C(n-1)}$  is decided with following equation in the conventional SAR ADC.

$$\arg \min_{D_{C(0)}, D_{C(1)}, \dots, D_{C(n-1)}} \left| V_{ref} \times \left( \frac{2^{n-1} D_{C(0)} + 2^{n-2} D_{C(1)} + \dots + D_{C(n-1)}}{2^n + x_{conv}} \right) - V_{in} \right| \quad (2)$$

Then error between output of conversion and input in the conventional SAR ADC can be represented as Eq (3).

$$Error_{conv} = V_{ref} \times \left( \frac{2^{n-1} D_{C(0)} + 2^{n-2} D_{C(1)} + \dots + D_{C(n-1)}}{2^n} \right) - V_{in} \quad (3)$$

When  $x_{dual\_up}$  indicates parasitic capacitance of upper capacitive DAC and  $x_{dual\_down}$  indicates parasitic capacitance of lower capacitive DAC, each bit,

$D_{D(0)}, D_{D(1)}, \dots, D_{D(n-1)}$  is decided with following equation in the Dual Sampling SAR ADC.

$$\arg \min_{D_{D(0)}, D_{D(1)}, \dots, D_{D(n-1)}} \left| V_{ref} \times \left( \frac{1}{2} + \frac{1}{2} \times \left( \frac{2^{n-1} D_{D(0)} + 2^{n-2} D_{D(1)} + \dots + D_{D(n-1)}}{2^n + x_{dual\_up}} + \frac{2^{n-1} D_{D(0)} + 2^{n-2} D_{D(1)} + \dots + D_{D(n-1)}}{2^n + x_{dual\_down}} \right) \right) - V_{in} \right| \quad (4)$$

Then error between output of conversion and input in the Dual Sampling SAR ADC can be represented as Eq. (5).

$$Error_{dual} = V_{ref} \times \left( \frac{2^{n-1} D_{D(0)} + 2^{n-2} D_{D(1)} + \dots + D_{D(n-1)}}{2^n} \right) - V_{in} \quad (5)$$

Based on these equations, SNDR versus a ratio of parasitic capacitances to total capacitance of capacitive DAC with the sinusoidal input is drawn in Fig. 8. This graph is drawn with two assumptions. First assumption is that parasitic capacitance is proportional to the total capacitance of capacitive DAC. Accordingly, parasitic capacitance of the conventional SAR ADC,  $x_{conv}$ , is same as sum of parasitic capacitances of the Dual Sampling SAR ADC,  $x_{dual\_up} + x_{dual\_down}$ . Second assumption is that parasitic capacitance of upper capacitive DAC and lower capacitive DAC is same,  $x_{dual\_up} = x_{dual\_down}$ . With these assumptions, the graph in Fig. 8 indicates that SNDR of the Dual Sampling SAR




Fig. 8. SNDR versus a ratio of parasitic capacitances to total capacitance of capacitive DAC with the sinusoidal input.

ADC is higher than that of the conventional SAR ADC in all the variations of parasitic capacitance rates.

To analyze the effect of difference between parasitic capacitances of upper capacitive DAC and those of lower DAC in the Dual Sampling SAR ADC, SNDR versus ratio of parasitic capacitance of upper capacitive DAC to that of lower capacitive DAC is shown in Fig. 9. Dash line indicates the SNDR of case that ratio of parasitic capacitances to total capacitance of capacitive DAC is 0.011 in the conventional SAR ADC. Dots indicate SNDR points corresponding to the ratio of parasitic capacitances of upper capacitive DAC to that of lower capacitive DAC in the Dual Sampling SAR ADC. In this case, total parasitic capacitances of upper capacitive DAC and lower capacitive DAC is fixed as 1.1% of total capacitance of capacitive DAC to make same condition with the conventional SAR ADC. As shown in Fig. 9, even worst case rate of SNDR of the Dual Sampling SAR ADC is higher than SNDR of the conventional SAR




Fig. 9. SNDR versus ratio of parasitic capacitance of upper capacitive DAC to that of lower capacitive DAC.




Fig. 10. DNL of case that rate of parasitic capacitances and total capacitance of capacitive DAC is 0.011. (a) Conventional SAR ADC, (b) Proposed SAR ADC.

ADC in the same condition in which total parasitic capacitance is same.

Worse SNDR of the conventional SAR ADC with parasitic capacitances than the Dual Sampling SAR ADC with parasitic capacitances can be explained with Fig. 10 and Fig. 11. Fig. 10 indicates the DNL and Fig. 11 indicates the INL of the conventional SAR ADC and the Dual Sampling SAR ADC in the case that the rate of parasitic capacitances and total capacitance of capacitive DAC is 0.011. DNL of the conventional SAR ADC and that of the Dual Sampling SAR ADC doesn't have much difference. INL of the conventional SAR ADC is much worse than the Dual Sampling SAR ADC. INL graph shows the sine input can be truncated more at the upper part in the conventional SAR ADC than the Dual Sampling SAR ADC.




Fig. 11. INL of case that rate of parasitic capacitances and total capacitance of capacitive DAC is 0.011. (a) Conventional SAR ADC, (b) Proposed SAR ADC.


## 2. Process Variations of Capacitors

Capacitor mismatch by process variations largely affect to accuracy in the SAR ADC architecture. In this section, simulation results with capacitor mismatch are presented.


To see the effect of capacitor mismatch, Monte Carlo simulation is done. The values of the unit capacitors are taken to be Gaussian random variables with standard deviation of 5% ( $\sigma_0/C_0=0.05$ ), and the ADC is otherwise ideal. Fig. 12 and Fig. 13 shows the results of 10,000 Monte Carlo runs, where the standard deviation of the INL and DNL are plotted versus output code at the 10-bit

level. Fig. 12 shows the results of the conventional SAR ADC and Fig. 13 shows the results of the Dual Sampling SAR ADC. The graph shows that linearity characteristics of the Dual Sampling SAR ADC are better than that of the conventional SAR ADC. The reason of these results can be explained with following equations. Each bit is decided as Eq. (6) in the Conventional SAR ADC, where  $x_{conv\_tot}$  indicates sum of capacitor mismatch and  $x_{conv\_n}$  indicates capacitor mismatch of n-th capacitor.

$$\operatorname{arg\,min}_{D_{C(0)} \dots D_{C(n-1)}} \left| V_{ref} \times \left( \frac{(2^{n-1} + x_{conv\_0})D_{C(0)} + \dots + (x_{conv\_n-1})D_{C(n-1)}}{2^n + x_{conv\_tot}} \right) - V_{in} \right| \quad (6)$$



**Fig. 12.** Linearity simulation results of 10,000 Monte Carlo runs, where the standard deviation of the INL and DNL are plotted versus output code at the 10-bit level in the conventional SAR ADC. The values of the unit capacitors are taken to be Gaussian random variables with standard deviation of 5% ( $\sigma_0/C_0=0.05$ ), and the ADC is otherwise ideal.




**Fig. 13.** Linearity simulation results of 10,000 Monte Carlo runs, where the standard deviation of the INL and DNL are plotted versus output code at the 10-bit level in the Dual Sampling SAR ADC. The values of the unit capacitors are taken to be Gaussian random variables with standard deviation of 5% ( $\sigma_0/C_0=0.05$ ), and the ADC is otherwise ideal.


Each bit is decided as Eq. (7) in the Dual Sampling SAR ADC, where  $x_{dual\_upp\_tot}$  indicates sum of capacitor mismatch in upper capacitive DAC,  $x_{dual\_upp\_n}$  indicates capacitor mismatch of n-th capacitor in upper capacitive DAC,  $x_{dual\_low\_tot}$  indicates sum of capacitor mismatch in lower capacitive DAC and  $x_{dual\_low\_n}$  indicates capacitor mismatch of n-th capacitor in lower capacitive DAC.

$$\operatorname{arg\,min}_{D_{D(0)} \dots D_{D(n-1)}} \left| V_{ref} \times \left( \frac{1}{2} \times \left( \frac{(2^{n-1} + x_{dual\_upp\_0})D_{D(0)} + \dots + (x_{dual\_upp\_n-1})D_{D(n-1)}}{2^n + x_{dual\_upp\_tot}} \right) + \frac{(2^{n-1} + x_{dual\_low\_0})D_{D(0)} + \dots + (x_{dual\_low\_n-1})D_{D(n-1)}}{2^n + x_{dual\_low\_tot}} + \frac{1}{2} \right) - V_{in} \right| \quad (7)$$

In the case of the Dual Sampling SAR ADC, error terms are multiplied by half compared with the Conventional SAR ADC as shown in Eq. (6) and Eq. (7). This factor effects to the linearity characteristics.



**Fig. 14.** Photomicrograph of the test chip.




**Fig. 15.** Measured DNL/INL plots of ADC.

## V. IMPLEMENTATION RESULTS

The ADC has been fabricated in a 0.18- $\mu\text{m}$  CMOS technology. A die photograph is shown in Fig. 14. The static performance of the ADC is shown in Fig. 15. To overcome capacitor mismatch problem in layout, common centroid layout method is chosen for this work and recursive rearrange of layout is done with post layout simulation. The DNL is in the range of  $-0.63/+0.66$  and INL is in the range of  $-0.98/+0.89$ .

The dynamic performance of the ADC is shown in Fig. 16. A fast Fourier transform of a 1 kHz sine wave input sampled at 100 kS/s is shown in Fig. 16 (a). ADC has its peak at 1 kHz with 52.4 dB of SNDR. It corresponds to an effective number of bit (ENOB) of 8.4 bits. The input frequency swept from DC to Nyquist and corresponding



**Fig. 16.** (a) FFT of 1kHz sine wave sampled at 100 kS/s, (b) SNDR at input frequency swept from DC to Nyquist frequency.

SNDR is plotted in Fig. 16(b). The SNDR does not drop by 3 dB until past the Nyquist frequency.

Table 1 shows the summary of performance with this work. It is fabricated in 0.18- $\mu\text{m}$  CMOS 1P6M. The supply voltage is 1 V, and has 100 kS/s sampling rate. Input range is 0 V – 600 mV. It achieves SNDR of 52.4 dB with 1 kHz sine wave sampled at 100 kS/s. This Figure of merits has 40 fJ/conversion-step. Its area is 1.33 mm  $\times$  0.88 mm with 53 fF of unit capacitance including pads.

Table 2 shows performance comparisons with other works. The proposed ADC spends least energy with an efficient conversion step. It has least power dissipation with 1.1  $\mu\text{W}$  compared with other works. FoM(Figure of Merits) is also least value with 40 fJ/conversion-step compared with other works.

**Table 1.** Summary of Performance

Technology	0.18 $\mu\text{m}$ CMOS 1P6M
Supply Voltage	1 V
Sampling Rate	100 kS/s
Resolution	10-bit
Input Range	0-600 mV
SNDR ( $f_{in} = 1\text{ kHz}$ )	52.4 dB
ENOB	8.4
FOM	40 fJ/c-s
Active Area (including pads)	1.33 mm $\times$ 0.88 mm

## VI. CONCLUSIONS

An energy-efficient SAR ADC is presented. The proposed Dual-Sampling architecture provides energy-efficient switching process with capacitive DAC divided into two. This Dual Sampling architecture saves switching energy at calculation phase by 62% compared with the conventional architecture [5] and 40% compared with the split cap architecture [6] in 10-bit resolution.

**Table 2.** Performance Comparison

Source	JSSC '07 [8]	JSSC '07 [9]	ISSCC '08 [10]	This Work
Technology	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$	0.18 $\mu\text{m}$
Supply Voltage(V)	1 V	0.9 V	1 V	1 V
Sampling Rate	100 kS/s	200 kS/s	100 kS/s	100 kS/s
ENOB	10.55	7.58	9.4	8.4
FoM	166 fJ/c-s	64 fJ/c-s	56 fJ/c-s	40 fJ/c-s
Power Dissipation	25 $\mu\text{W}$	6.15 $\mu\text{W}$	3.8 $\mu\text{W}$	1.1 $\mu\text{W}$




Also, it is more robust to capacitor mismatch than the conventional architecture due to its cancelling effect of each capacitive DAC. It is demonstrated by ADC test chip with 1.1  $\mu$ W, 1 V, 8.4-ENOB performance.

### ACKNOWLEDGMENTS

This work was supported by the IT R&D program of MKE/KEIT, [2008-F-048, Wearable Personal Companion for u-computing collaboration].

### REFERENCES

- [1] Long Yan, Jerald Yoo, Binhee Kim and Hoi-Jun Yoo, "A 0.5  $\mu$ V<sub>rms</sub> 12  $\mu$ W patch type fabric sensor for wearable body sensor network," *IEEE A-SSCC*, pp.105-108, Nov., 2009.
- [2] Jerald Yoo, Long Yan, Seulki Lee, Yongsang Kim and Hoi-Jun Yoo, "A 5.2 mW Self-Configured Wearable Body Sensor Network Controller and a 12  $\mu$ W 54.9% Efficiency Wirelessly Powered Sensor for Continuous Health Monitoring System," *IEEE J. Solid-State Circuits*, Vol.45, pp.178-188, Jan., 2010.
- [3] Rafal, Dlugosz, and K. Iniewski, "Flexible architecture of ultralow-power current-mode interleaved successive approximation analog-to digital converter for wireless sensor networks," *VLSI Design*, 2007, Apr. 2007.
- [4] N. Verma and A.C Chandrakasan, "A 25  $\mu$ W 100 kS/s 12b ADC for wireless application," *IEEE International Solid State Circuits., Conference Dig. Tech. Papers(ISSCC)*, pp.222-223, Feb., 2006.
- [5] James L.McCreary et al, "All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part I," *IEEE J. Solid-State Circuits*, pp.371-379, Dec., 1975.
- [6] Brian P. Ginsburg and Anantha P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC," *IEEE J. Solid-State Circuits*, Vol.42, No.4, pp.739-747, Apr., 2007.
- [7] Brian P. Ginsburg and Anantha P. Chandrakasan, "An Energy- Efficient Charge Recycling Approach for a SAR Converter With Capacitive DAC," in *Proc. IEEE Int. Symp. Circuits and Systems*, 2005, Vol.1, pp.184-187, May., 2005.



**Binhee Kim** (S'08) received the B.S. degrees in Department of Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2008, where she is currently working toward the master degree in the same

department at KAIST.

Her current research interests include the low power SAR ADC.



**Long Yan** (S'07) received the B.S. and M.S degrees in Department of Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2007 and 2009, respectively. He is currently pursuing the Ph.D.

degree in electrical engineering at KAIST.

He has worked on developing the low power FSK transmitter for body channel communication, and low noise, wirelessly powered sensor for wearable body sensor network. His current research interests include design of energy-efficient biomedical micro-system for body area network.



**Jerald Yoo** (S'05) received the B.S. , M.S. and Ph.D. degrees in Department of Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2002 , 2007 and 2010, respectively. His Ph.D. work

concerned low energy wearable body area network transceiver, wireless power transmission and low-power biomedical microsystem. In 2010, he joined the faculty of the Microsystems Engineering at Masdar Institute of Science and Technology, Masdar City, Abu Dhabi, United Arab Emirates and now is an assistant professor.



**Hoi-Jun Yoo** (M'95-SM'04-F'08) graduated from the Electronic Department of Seoul National University, Seoul, Korea, in 1983 and received the M.S. and Ph.D. degrees in Department of Electrical Engineering from the Korea Advanced Institute of

Science and Technology (KAIST), Daejeon, in 1985 and 1988, respectively. His Ph.D. work concerned the fabrication process for GaAs vertical optoelectronic integrated circuits. From 1988 to 1990, he was with Bell Communications Research, Red Bank, NJ, where he invented the two-dimensional phase-locked VCSEL array, the front-surface-emitting laser, and the high-speed lateral HBT. In 1991, he became a manager of the DRAM design group at Hyundai Electronics and designed a family of fast-1M DRAMs to 256M synchronous DRAMs. In 1998, he joined the faculty of the Department of Electrical Engineering at KAIST and now is a full professor. From 2001 to 2005, he was the director of System Integration and IP Authoring Research Center (SIPAC), funded by Korean Government to promote worldwide IP authoring and its SOC application. From 2003 to 2005, he was the full time Advisor to Minister of Korea Ministry of Information and Communication and National Project Manager for SoC and Computer. In 2007, he founded System Design

Innovation & Application Research Center (SDIA) at KAIST to research and to develop SoCs for intelligent robots, wearable computers and bio systems. His current interests are high-speed and low-power Network on Chips, 3-D graphics, Body Area Networks, biomedical devices and circuits, and memory circuits and systems. He is the author of the books *DRAM Design* (Seoul, Korea: HONGLEUNG, 1996; in Korean), *High Performance DRAM* (Seoul, Korea: Sigma, 1999; in Korean), *Low-Power NoC for High-Performance SoC Design* (CRC Press, 2008), and chapters of *Networks on Chips* (New York, Morgan Kaufmann, 2006). Dr. Yoo received the Electronic Industrial Association of Korea Award for his contribution to DRAM technology in 1994, the Hynix Development Award in 1995, the Design Award of ASP-DAC in 2001, the Korea Semiconductor Industry Association Award in 2002, the KAIST Best Research Award in 2007, the Asian Solid-State Circuits Conference (A-SSCC) Outstanding Design Awards in 2005, 2006 and 2007, and the DAC/ISSCC Student Design Contests Award in 2007 and 2008. He is an IEEE fellow and serving as an Executive Committee Member and the Far East Secretary for IEEE ISSCC, and a Steering Committee Member of IEEE A-SSCC. He was the Technical Program Committee Chair of A-SSCC 2008.