JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A CMOS Frequency divider for 2.4/5GHz WLAN Applications with a Simplified Structure

  • Yu, Q. (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China) ;
  • Liu, Y. (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China) ;
  • Yu, X.P. (School of Electrical and Electronic Engineering, Nanyang Technological University) ;
  • Lim, W.M. (School of Electrical and Electronic Engineering, Nanyang Technological University) ;
  • Yang, F. (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China) ;
  • Zhang, X.L. (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China) ;
  • Peng, Y. (State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China)
  • Received : 2011.07.19
  • Published : 2011.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, a dual-band integer-N frequency divider is proposed for 2.4/5.2 GHz multi-standard wireless local area networks. It consists of a multi-modulus imbalance phase switching prescaler and two all-stage programmable counters. It is able to provide dual-band operation with high resolution while maintaining a low power consumption. This frequency divider is integrated with a 5 GHz VCO for multi-standard applications. Measurement results show that the VCO with frequency divider can work at 5.2 GHz with a total power consumption of 22 mW.

Keywords

References

  1. Chang, S.-F.R., et al, "A dual-band RF transceiver for multistandard WLAN applications," IEEE Trans. Microwave Theory & Tech., Vol.53, No.3, pp.1048-1055, 2005. https://doi.org/10.1109/TMTT.2005.843509
  2. Pengfei Zhang, et al, "A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-μm CMOS," IEEE J. Solid- State Circuits, Vol.40, No.9, pp.1932-1939, 2005. https://doi.org/10.1109/JSSC.2005.848182
  3. Adiseno, A., et al, "A 3-V area-efficient wideband low-noise converter for multi-band multi-standard low-IF wireless receiver," Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European, art. No.186889, pp.791-794, 2002.
  4. Chao-Shiun Wang, et al, "A multi-band multistandard RF front-end IEEE 802.16a for IEEE 802.16a and IEEE 802.11 a/b/g applications.," Proceedings - IEEE International Symposium on Circuits and Systems, No.1465501, pp.3974-3977, May, 2005.
  5. Rivet, F., et al, "A universal radio frequency receiver architecture based on sampled analog signal processing," 2007 IEEE North-East Workshop on Circuits and Systems, NEWCAS 2007, art. No.4488024, pp.1449-1452, Aug., 2007.
  6. Behjou, N., Larsen, T., Hoegdal, M., "Design of a simultaneous multi-band RF sub-sampling receiver," IEEE MTT-S International Microwave Symposium Digest, art. No.4633089, pp.5-8, 2008.
  7. Mustaffa, M.T., Zayegh, A., Zulkifli, T.Z.A., "A reconfigurable LNA for multi-standard receiver using 0.18 μm CMOS technology," SCOReD2009 - Proceedings of 2009 IEEE Student Conference on Research and Development, art. No.5443076, pp.238-241, Nov., 2009.
  8. Huijung Kim, et al, "A multi-standard multi-band tuner for mobile TV SoC with GSM Interoperability," Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium, art. No.10.1109/RFIC.2010.5477290, pp.189-192, May, 2010.
  9. Vazny, R., et al, "An interstage filter-free mobile radio receiver with integrated TX leakage filtering," Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium, art. No.10.1109/ RFIC.2010.5477294, pp.21-24, May, 2010.
  10. H.R. Rategh, H. Samavati, T.H. Lee, "A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver," IEEE J. Solid-State Circuits, Vol.35, No.5, pp.780-787, May 2000. https://doi.org/10.1109/4.841507
  11. Yu, X.P., et al, "Design of a low power wide-band high resolution programmable frequency divider.," IEEE trans. VLSI, Vol.13, No.9, pp.1098-1103, Sep., 2005. https://doi.org/10.1109/TVLSI.2005.857153
  12. Keliu Shu, et al, "A 2.4-GHz monolithic fractional- N frequency synthesizer with robust phaseswitching prescaler and loop capacitance multiplier," IEEE J. Solid-State Circuits, Vol.38, No.6, pp.866-874, Jun., 2003. https://doi.org/10.1109/JSSC.2003.811875
  13. Geum-Young Tak, et al, "A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications," IEEE J. Solid-State Circuits, Vol.40, No.8, pp.1671-1679, Aug., 2005. https://doi.org/10.1109/JSSC.2005.852421
  14. Yu, X.P., et al, "Low power high-speed CMOS dual-modulus prescaler design with imbalanced phase-switching technique," IEEE proc. Circuits, Devices and Systems, Vol.152, No.2, pp.127-132, Apr., 2005. https://doi.org/10.1049/ip-cds:20045054
  15. Ping-Yuan Deng, and Jean-Fu Kiang, "A 5-GHz CMOS Frequency Synthesizer with an injectionlocked frequency divider and differential switched capacitors," IEEE Trans. Circuit and Systems-I, Vol.56, No.2, pp.320-326, Feb., 2009. https://doi.org/10.1109/TCSI.2008.2001761