한국통신학회논문지 (The Journal of Korean Institute of Communications and Information Sciences)

한국통신학회 (The Korean Institute of Commucations and Information Sciences)
권호 표지
DOI QR코드

DOI QR Code

Bus-Invert 로직변환을 이용한 새로운 저전력 버스 인코딩 기법

A New Low-Power Bus Encoding Scheme Using Bus-Invert Logic Conversion

  • 이윤진 (전남대학교 정보통신시스템 온칩 연구실) ;
  • ;
  • 김영철 (전남대학교 정보통신시스템 온칩 연구실)
  • 투고 : 2011.09.14
  • 심사 : 2011.11.28
  • 발행 : 2011.12.30
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

UDSM(Ultra Deep SubMicron)기술을 이용한 시스템 온-칩 설계 시 가창 중요한 설계 요소는 버스 상에서의 전력소모와 지연시간을 최소화 하는 것이다. 인접한 선에서 발생되는 crosstalk는 전파 지연을 발생시키는데 지대한 영향을 미치며, 이를 제거하거나 최소화 시키는 일은 SoC(System on a Chip) 설계에서 시스템의 신뢰성 및 성능 향상과 직결된다. 기존의 방법들은 주로 crosstalk 지연이나 버스 스위칭 횟수 중 하나 만을 최소화하는 방법이 제안되었다. 본 논문에서는 인코딩 적용 4 비트 클러스터 상의 버스 스위칭 횟수에 따라 crosstalk과 스위칭 횟수를 동시에 최소화 할 수 있도록 "invert" 기능과 "logic-convert" 기능을 적응적으로 선택하는 새로운 인코딩 기법을 제안한다. 실험결과 제안한 버스 인코딩 기법은 완벽하게 crosstalk 지연를 제거한 반면, 기존의 다른 방법들에 비해 25% 이상 전력을 절약하였음을 보여준다.

In ultra-deep submicron technology, minimization of propagation delay and power consumption on buses is one of the most important design objectives in system-on-chip (SOC) design. Crosstalk between adjacent wires on the bus may create a significant portion of propagation delay. Elimination or minimization of such faults is crucial to the performance and reliability of SOC designs. Most of the previous works on bus encoding are targeted either to minimize the bus switching or minimize the crosstalk delay, but not both. This paper proposes a new bus encoding scheme which can adaptively select one of functions "invert" and "logic-convert" according the number of bus switching on an encoded 4-bit cluster. This scheme leads to minimization of both crosstalk and bus switching. In experiment result, our proposed encoding technique consumes about 25% less power over the previous, while completely eliminating the crosstalk delay.

키워드

참고문헌

  1. N. Hanchate, N. Ranganathan, "A line- ar time algorithm for wire sizing with simultaneous optimization of interconnect delay and crosstalk noise," VLSI Design, 5th International Conference on Embedded Systems and Design., 19th International Conference on, Jan, 2006.
  2. T. Zhang, S. S. Sapatnekar, "Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst, 15(6), pp.624-636, Jan, 2007. https://doi.org/10.1109/TVLSI.2007.898641
  3. Harmander Singh, Richard Brown, "Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise," IEEE Trans. On Very Large Scale Integration (VLSI) System, 18(1), pp.166-170, Jan, 2010. https://doi.org/10.1109/TVLSI.2009.2031290
  4. J. Piestrak Stanislaw, Olivier Sentieys, "Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication," IEEE Trans. On Circuits and System-II, Express Briefs, 57(10), pp. 777-781, Oct, 2010. https://doi.org/10.1109/TCSII.2010.2067773
  5. Z. Khan, T. Arslan, A. T. Erdogan, "Low power system on chip bus encoding scheme with crosstalk noise reduction capability," Computer and Digital Techniques, IEEE Proceedings, 153(2), pp.101-108, Mar, 2006. https://doi.org/10.1049/ip-cdt:20050152
  6. S. K. Verma, B. K. Kaushik, "Crosstalk and Power Reduction Using Bus Encoding in RC Coupled VLSI Interconnects," IEEE Third International Conference on Emerging Trends in Engineering and Technology, pp. 735-740, Nov, 2010.
  7. W. W. Hsieh, P.-Y. Chen, C. Y. Wang and T. T. Hwang, "A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor Design," IEEE Trans. Comput- Aided Des. Integr. Circuits Syst., pp. 2222-2227, Dec, 2007.
  8. P. P. Sotiriadis, A. Chandrakasan, "Low power bus coding techniques considering inter-wire capacitance," Proc. IEEE Custom Integrated Circuits Conf., CICC 2000, pp. 507-510, 2000.
  9. M. R. Stan, W. P. Burleson, "Bus-Invert Coding for Low Power I/O," IEEE Trans on VLSI System, 3(1), pp.49-58, Mar, 1995. https://doi.org/10.1109/92.365453
  10. Chunjie Duan, Anup Tirumala, S. P. Khatri, "Analysis and avoidance of crosstalk in on-chip buses," Hot Interconnects, pp. 133-138, Sep, 2001.
  11. Yan Ahang, J. Lach, K. Skadon, M. R. Stan, "Odd/Even bus invert with two-phase transfer for buses with coupling," Proc. IEEE Low Power Electronics and Design ISLPED, pp.80-83, 2002.
  12. K. Siomalas, "Standardizing Delay Calculation in Verilog," Verilog HDL Conference, Proceedings., 1995 IEEE International, pp. 49-55, Mar, 1955.