과제정보
연구 과제번호 : 차세대 광통신용 다지털 신호처리 기반 초고속 CMOS회로 설계 기술
연구 과제 주관 기관 : 한국산업기술평가관리원, 한국외국어대학교
참고문헌
- Bernard Sklar, Digital Communications, 2nd edition, 2006.
- P. Sweeney, Error Control Coding, Prentice-hall, 1991.
- A. Viterbi, "Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm," IEEE Trans. on Information Theory, vol.13, issue 2, pp.260-269, April 1967. https://doi.org/10.1109/TIT.1967.1054010
- A. Viterbi, "Convolutional Codes and Their Performance in communication Systems," IEEE Trans. On Communication Technology, vol.19,issue 5, pp.751-772, Oct. 1971. https://doi.org/10.1109/TCOM.1971.1090700
- S. Saleem and S. A. Khan, "Design and Tradeoff Analysis of an Area Efficient Viterbi Decoder," IEEE International Multitoplic Conference, pp. 1-5, Dec. 2005.
- C. Tsui, R. S-K. Cheng and C. Ling, "Low Power ACS Unit Design for the Viterbi Decoder," IEEE International Symposium on Circuits and Systems, vol. 1, pp.137-140, June 1999.
- F. Ghanipour and A. R. Nabaavi, "Design of a Low-power Viterbi Decoder for Wireless Communications," IEEE International Conference on Electronics, Circuits and Systems, vol.1, pp.304-307, Dec. 2003.
- Y. Zhu and M. Benaissa, "Reconfigurable Viterbi Decoding Using a New ACS Pipelining Technique," IEEE International Conference on Application-Specific Systems, Architectures, and Processors, pp. 360-368, June 2003.
- Seongjoo Lee, "An Efficient Implementation Method of Parallel Processing Viterbi Decoders for UWB Systems," IEEE International Conference on Electrical Engineering/Electronic, Computer, Telecommunications and Information Technology, pp. 512-515, May 2009.
- C. Cheng and K.K. Parhi, "Hardware Efficient Low-latency Architecture for High Throughput Rate Viterbi Decoders," IEEE Trans. on Circuits and Systems, pp. 1254-1258, Dec. 2008.
- Qing Li, Xuan-zhong Li, Han-hong Jiang and Wen-hao He, "A High-speed Viterbi Decoder," IEEE Fourth International Conference on Natural Computation, pp. 313-316, Oct. 2008.