

Digital Control Strategy for Input-Series-Output-Parallel Modular DC/DC Converters

Deshang Sha[†], Zhiqiang Guo*, and Xiaozhong Liao*

[†]* School of Automation, Beijing Institute of Technology, China

Abstract

Input-series-output-parallel (ISOP) converters consisting of multiple modular DC/DC converters can enable low voltage rating switches to be used under high voltage input applications. This paper presents a digital control strategy, which can achieve equal sharing of input voltage for a modular ISOP system consisting of two-transistor forward DC/DC converters by forcing the input voltages of neighboring modules to be equal. The proposed scheme is analyzed using small signals analysis based on the state space average method. The performance of the proposed control strategy is verified with an experimental prototype of an ISOP converter made up of three two-switch forward converters.

Key Words: Digital control, Forward DC/DC, Input-series and output-parallel, Modular DC/DC converters, Voltage sharing

I. INTRODUCTION

Multilevel converters enable low-voltage rating switches to be used under high voltage applications. However, system reliability cannot be guaranteed for a large quantity of diodes or flying capacitors [1]. The input-series output-parallel (ISOP) configuration consists of several modular DC-DC converters connected in series at the input and in parallel at the output. This enables the use of high switching frequency metal oxide semiconductor field effect transistors (MOSFETs) with low voltage ratings, which leads to high power density and high conversion efficiency. However, control must be taken to ensure equal input voltage sharing among all of the modules for the ISOP DC/DC converters. Several control schemes have been proposed to achieve this purpose. Common duty ratio control results in stable operation for ISOP converters [2], but equal input voltage sharing (IVS) can not be achieved for parameter mismatches such as a turns ratio mismatch of transformers. A charge control scheme with input-voltage feed forward has been implemented for a two-converter system [3]. However, the input currents have to be sensed as well as the input voltages. A master/slave control schemes can only be used in small applications due to electrical isolation problems [4]. A three-loop control scheme [5], [6] and a decoupling IVS control scheme [7] can achieve input voltage equally for an ISOP system. However, all of the voltage references for the IVS control loops must vary with the total input voltage, thus complicating the design. Although interleaving

control can minimize the output current ripples, in order to achieve satisfactory control, the integrated circuits need to be synchronized [4], [5], which complicates the design further. Most ISOP connected modules under research are full-bridge or single-ended forward DC-DC converters [2]–[10]. It is well known that neither of these are well suited because full-bridge converters work at the risk of shoot-through failures for switching devices connected directly across the source. Additional demagnetizing or snubber circuits have to be designed for single-ended forward converters. However, two-transistor forward (TTF) DC/DC converters are well suited for use under high input voltage and high power applications due to their inherent advantages. These advantages include automatic voltage spike clamping and demagnetization through diodes connected to the switching devices. Dual TTF DC/DC converters with all of the windings sharing one transformer can be fed from input DC voltage, but each of them are coupled through a magnetizing field and as a result they can not be called truly modular converters from an architecture point of view [11]. Control implementation for ISOP DC/DC converters using analogy circuits is time consuming and inflexible [2]–[11]. With the emergence of digital signal processors (DSP), digital control is becoming a potentially attractive alternative to the analogy option due to its inherent advantages [12], [13].

This paper proposes a very simple digital IVS control for ISOP systems, which does not require changing the voltage references for each module. Perfect voltage sharing can be achieved by forcing the input voltage between the neighbor modules equally, no matter what the total input voltage is. The proposed ISOP configuration consists of two-switch forward DC-DC converters, which have the advantages of no risks

Manuscript received Dec. 16, 2009; revised Apr. 10, 2010

[†] Corresponding Author: shadeshang@bit.edu.cn

Tel: +86-10-68912460, Beijing Institute of Technology

* School of Automation, Beijing Institute of Technology, China




Fig. 1. ISOP connected modular two-switch forward converters.




Fig. 2. Proposed control strategy.

of shooting through, automatic voltage spike clamping and demagnetizing through diodes. Loop gain analysis is carried out on the proposed control strategy and a 100W prototype is fabricated and experimentally evaluated.

This paper is organized as follows. The proposed digital control strategy is presented and analyze in Section II. Small signal analysis and loop gain analysis are provided in Section III. Experimental results of the prototype are illustrated in Section IV. Conclusions are given in Section V.

II. NOVEL INPUT VOLTAGE SHARING CONTROL

A. Operation principles of the proposed control strategy

Fig. 1 shows the schematic of an ISOP converter made up of three TTF DC/DC converters. In this configuration, the total input voltage v_{in} is divided by the input capacitors C_{d1} , C_{d2} and C_{d3} thus we get the voltages v_{cd1} , v_{cd2} and v_{cd3} working as individual input voltages for each module respectively.

Equal sharing of the total input voltage v_{in} means that $v_{cd1} = v_{cd2} = v_{cd3}$ which can also be described by:

$$\begin{cases} v_{cd1} - v_{cd2} = 0 \\ v_{cd2} - v_{cd3} = 0. \end{cases} \quad (1)$$

However, satisfying (1) is only one of our control objectives. Another is that the output voltage should stay unchanged during load and under input voltage variations. Hence, the control strategy consists of one common output voltage regulation (OVR) loop and two IVS regulation loops. Fig. 2




Fig. 3. Schematic of digital PWM generation.




Fig. 4. Small-signal average model of the converter.

shows a control block which can achieve equal sharing of the input voltage and a constant voltage output, where v_{ref} is the reference voltage for the voltage output; v_{of} is the feedback of the output voltage; G_{vo} is the compensation network of the output voltage control. To satisfy (1), both of the differences between the input voltages of neighboring modules must be equal to zero. This is why the references are zero for both of the input voltage sharing control loops. Input voltage differences are amplified by the compensation networks G_{verr1} and G_{verr2} . Then we can get c and v_{e2_out} , which work as offset voltages during duty ratio generation. v_{out} works as the output of OVR. Through linear combinations of OVR and IVS outputs, the values determining the duty ratios of individual modules can be derived as shown in (2).

$$\begin{cases} v_{m1} = v_{out} + v_{e1_out} \\ v_{m2} = v_{out} - v_{m1} - v_{m3} \\ v_{m3} = v_{out} + v_{e2_out}. \end{cases} \quad (2)$$

The balancing mechanism can be seen in Fig. 2 and can be explained as follows, if v_{cd2} is equal to v_{cd3} and both of them are higher than v_{cd1} , then v_{err1} is positive and the calculation of G_{verr1} causes v_{e1_out} to decrease. This results in a decrease in the duty ratio for module 1 and an increase in the duty ratio for module 2. Because v_{err2} is equal to zero in such case, v_{e2_out} remains unchanged. Therefore, capacitor C_{d1} is charged while capacitor C_{d2} is discharged, leading to an increase in v_{cd1} and a decrease in v_{cd2} . On the other hand, when v_{cd2} is equal to v_{cd1} and both of them are higher than v_{cd3} , through the calculation with the proposed control




Fig. 5. System block diagram of ISOP converter (a) IVS control block diagram; (b) OVR control block diagram.

strategy, v_{cd3} will increase while v_{cd2} decreases. In this way, all of the individual input voltages become equal and power sharing balance among all of the modular DC/DC converters is accomplished.

B. Digital implementation of the control strategy

Note that the implementation of the proposed control strategy, shown in Fig. 2, is implemented by only one digital signal processor (DSP). Compensation networks including both OVR and IVS are based on digital proportion-integral types. The gate signals for the switches of each modular DC/DC converter are interleaved.

Fig. 3 shows the interleaved gate signal generation. Timer 1 is put in continuous mode and its period register is loaded with a value corresponding to the desired switching frequency and the number of modules. Because there are three modules, the frequency of Time 1 is three times that of the switching frequency for each module. Gate signals for every module are generated every three periods of Timer 1. Using module 1 as an example, the value of the compare register is constantly compared with the value of the time counter. When the values match, a transition from high to low takes place on the associated outputs form $PWM1$ and $PWM3$. The compared values can be seen from (3):

$$\begin{cases} Cmpr_1 = T_{P1}/2 - v_{m1}/2 \\ Cmpr_3 = T_{P1}/2 + v_{m1}/2 \end{cases} \quad (3)$$

where T_{p1} is the value of the period register. For module 2 and module 3, the signals $PWM1$ and $PWM3$ are generated in the same way except that v_{m2} and v_{m3} supersede v_{m1} respectively. Each period of Time 1 is marked subsequently by the synchronous signals Sy_1 , Sy_2 and Sy_3 respectively. The logic expression of the gate signals for all of the switches in the ISOP configuration is shown in (4):

$$\begin{cases} S_1 = (PWM_1 \oplus PWM_3) \cdot Sy_1 \\ S_2 = (PWM_1 \oplus PWM_3) \cdot Sy_2 \\ S_3 = (PWM_1 \oplus PWM_3) \cdot Sy_3 \end{cases} \quad (4)$$

where S_1 , S_2 and S_3 are the gate signals for the switches of module 1, module 2 and module 3 respectively.




Fig. 6. Output voltage regulation (OVR) loop gains.




Fig. 7. Input voltage sharing (IVS) control loop gains.

III. SMALL SIGNAL ANALYSIS AND REGULAR LOOP GAIN DESIGN

A. Small signal modeling of the ISOP system

Based on a small signal model of isolated buck DC-DC converters, we can derive the small signal model of a ISOP connected three-converter system, as shown in Fig. 4, where \hat{d} is the perturbation of the duty ratio, while \hat{v}_{cdi} ($i=1,2,3$) and \hat{i}_i ($i=1,2,3$) represent perturbations of the individual input voltages and output currents. Equivalent series resistors of the output inductors and output capacitors are denoted as R_L and R_{cf} respectively. For simplicity of the analysis, the three converters are assumed to have the same turns ratio N and same output inductance L , which can be revealed from (5):

$$\begin{cases} N_1 : 1 = N_2 : 1 = N_3 : 1 = N : 1 \\ L_1 = L_2 = L_3 = L \end{cases} \quad (5)$$

Under the steady state, the three converters share the input voltage and load current equally. This can be seen as follows:

$$V_o = V_{cd1} \frac{D_1}{n} = V_{cd2} \frac{D_2}{n} = V_{cd3} \frac{D_3}{n} \quad (6)$$




Fig. 8. Gate signals for each module switches.




Fig. 9. Primary voltages over individual transformers.

Because we assume the duty ratios of all the modules are the same:

$$D_1 = D_2 = D_3 = D. \quad (7)$$

Thus, we can get:

$$\begin{cases} I_1 = I_2 = I_3 = \frac{I_0}{3} = \frac{V_0}{3R_0} \\ V_{cd1} = V_{cd2} = V_{cd3} = \frac{V_{in}}{3} \end{cases} \quad (8)$$

where I_1 , I_2 and I_3 are the individual steady-state output currents, R_0 is the rated load and V_{in} is the value of the total input voltage at the steady state. I_0 and V_0 are the load current and output voltage under the steady states. According to Fig. 4 and (5), the small model equations can be expressed as:

$$\begin{cases} \frac{D_1}{N} \hat{v}_{cd1} + \frac{v_{in}}{3N} \hat{d}_1 = (sL + R_L) \cdot \hat{i}_1 + \hat{v}_o \\ \frac{D_2}{N} \hat{v}_{cd2} + \frac{v_{in}}{3N} \hat{d}_2 = (sL + R_L) \cdot \hat{i}_2 + \hat{v}_o \\ \frac{D_3}{n} \hat{v}_{cd3} + \frac{v_{in}}{3N} \hat{d}_3 = (sL + R_L) \cdot \hat{i}_3 + \hat{v}_o \end{cases} \quad (9)$$

$$\begin{cases} \hat{i}_g - \hat{v}_{cd1} \cdot sC_d - \frac{i_1}{N} \hat{d}_1 = \frac{D_1}{N} \cdot \hat{i}_1 \\ \hat{i}_g - \hat{v}_{cd2} \cdot sC_d - \frac{i_2}{N} \hat{d}_2 = \frac{D_2}{N} \cdot \hat{i}_2 \\ \hat{i}_g - \hat{v}_{cd3} \cdot sC_d - \frac{i_3}{N} \hat{d}_3 = \frac{D_3}{N} \cdot \hat{i}_3 \end{cases} \quad (10)$$

From Fig. 4 we can also get:

$$\begin{cases} \hat{v}_{in} = \hat{v}_{cd1} + \hat{v}_{cd2} + \hat{v}_{cd3} \\ \hat{i}_o = \hat{i}_1 + \hat{i}_2 + \hat{i}_3 = \hat{v}_o \left[R_o // \left(RC_f + \frac{1}{SC_f} \right) \right] \end{cases} \quad (11)$$



Fig. 10. Response to a step change of the input voltage V_{in} .

Fig. 11. Response to a step change of the load.

Based on (9), (10) and (11), by setting $\hat{v}_{in}=0$ and $\hat{d}_k=0$, where $k \neq i$, the control-to-output transfer function of an arbitrary module i ($i=1,2,3$) can be written as:

$$\begin{aligned} G_{vdi} &= \frac{\hat{v}_o}{\hat{d}_i} \Big|_{\substack{\hat{v}_{in}=0 \\ \hat{d}_k=0 (k \neq i)}} \\ &= \frac{\frac{v_{in}}{3N} (sC_f R_o + 1)}{s^2 LC_f \left(1 + \frac{R_{cf}}{R_o}\right) + s \left[\frac{L}{R_o} + R_L C_f \left(1 + \frac{R_{cf}}{R_o}\right) + 3C_f R_{cf} \right] + \frac{R_L}{R_o} + 3} \end{aligned} \quad (12)$$

The control-to-module-input transfer function can be shown as follows:

$$\begin{aligned} G_{\Delta v \Delta d_i} &= \frac{\hat{v}_{cd1} - \hat{v}_{cd(i+1)}}{\hat{d}_i - \hat{d}_{i+1}} \Big|_{\substack{\hat{v}_{in}=0 \\ \hat{d}_k=0 (k \neq i)}} \\ &= - \frac{s \frac{V_o L_f}{3n R_o} + \frac{V_o R_L}{3n R_o} + \frac{V_{in} D}{3n^2}}{s^2 C_d L_f + s C_d R_L + \left(\frac{D}{n} \right)^2} \end{aligned} \quad (13)$$

B. Regulator Loop Design

The specifications of the ISOP system are shown in Table I:

There is one OVR control loop and two IVS loops sharing the same structure and parameters with the proposed control scheme. Thus, we can take one IVS control loop gains as an example. Fig. 5 shows a system block diagram, where $G_{verr1}(s)$ and $G_{v0}(s)$ are the transfer functions of the compensators for one IVS and one OVR respectively. V_{Dpp} is the amplitude of a digital triangle waveform although it is a




Fig. 12. Response to the load stepping down.




Fig. 13. Response to the load stepping up.

TABLE I
SYSTEM SPECIFICATIONS

Item	Value	Item	Value
Rated input voltage V_{in}	800V	Output capacitor C_f	1.0mF
Output voltage v_o	10V	ESR of output capacitor R_{ef}	50m Ω
Rated load R_0	1 Ω	Output inductors L_f	0.1mH
Switching frequency f_s	33kHz	ESR of output inductors R_L	100m Ω

should be pointed out that the turns ratios of each module is not the same in fact. The turns ratios of transformer T1 and transformer T3 are both 4:1, while the turns ratio of T2 is 3:1. The digital control strategy for the proposed ISOP converter has been implemented by a DSP (TMS320F2812).

The TTF module contains the following power devices:

- 1) Switching devices: IXFH44N50P.
- 2) Diodes (clamping diodes, rectifier diodes and freewheeling diodes): DSEI30-06A.

Fig. 8 shows the gate signals for all of the modules with the proposed digital control strategy interleaved at full load, which can reduce the output current ripples. Because the turns ratio of T2 is less than those of the other two modules, the duty ratio for module 2 is smaller than those of module 1 and module 3 while the duty ratios of module 1 and module 3 are the same for identical turns ratios. Fig. 9 shows the primary voltages of the transformers in the system at full load under the steady state. Their amplitudes reveal that the corresponding individual input voltages are equal due to the excellent IVS control. Fig. 10 illustrates the individual converter input voltages corresponding to a step change in the input voltage from 660V to 960V. As can be seen, before and after the transient, the input voltage can be shared equally among the three modules. Fig. 11 shows the individual converter input voltages corresponding to a load stepping between half load (5A) and full load (10A). Despite the transients, the total input voltage can be shared well too. Fig. 12 and Fig. 13 show the response of the individual input voltages and the output voltage during a load transient between full load and half load. As can be seen from the figures, with the proposed control strategy, the individual input voltages are almost unaffected when facing a load transient.

V. CONCLUSIONS

This paper proposes a digital control strategy for an ISOP converter consisting of double-switch forward type DC/DC converters, which can be used in high voltage input applications with low voltage rating switches. It is simple to generate interleaving PWM gate signals for the switches of each module, reducing the output current ripples as well as the size of output inductors. Small signal analysis of the ISOP converter has been made with the proposed digital control strategy. A 100W three module prototype has been built to verify the effectiveness of the digital control strategy. Both under steady states and transients, the input voltage can be shared equally among all the modules despite turns ratios mismatches.

dummy, which can be calculated through the A/D sampling results and the values of the period registers. The transfer functions for the output impedance and the audio susceptibility are denoted as $Z_{out}(s)$ and $G_{vg}(s)$.

In Fig. 5, it is easy to get the loop gains of the OVR loop by:

$$T_{vo}(s) = 3K_{vo}G_{vd}(s)G_{vo}(s)/V_{Dpp}. \quad (14)$$

The IVS control loop gains can be expressed as:

$$T_{vo}(s) = K_{verrc}G_{verr1}(s)G_{\Delta v\Delta d1}(s)/V_{Dpp}. \quad (15)$$

Based on the parameters for the ISOP configuration, the voltage sensor gains for the OVR and IVS loops are 0.1 and 0.006 respectively. V_{Dpp} is 6V. Both proportional-integral (PI) type compensations for output voltage and input voltage sharing control are made. During the uncompensated condition, the transfer functions of compensator $G_{verr1}(s)$ and the compensator $G_{v0}(s)$ equal 1. The crossover frequency of the OVR loop is chosen to be 5kHz which is roughly one-seventh the switching frequency. In Fig. 6, the original loop gain of $G_{vd}(s)$ has a magnitude of -30dB at 5kHz, but after compensation, the compensated loop gain has a crossover frequency of 5kHz with a phase margin of 40°. The bode diagram of the open loop transfer function $G_{\Delta v\Delta d}(s)$ is shown in Fig. 7, where the compensated loop gain has a crossover frequency of 3kHz with a phase margin of 30°.

IV. EXPERIMENTAL RESULTS

Experiments on a prototype with the same parameters as those shown in the loop gain analysis have been made. It

ACKNOWLEDGMENT

This work was supported by the National Nature Science Foundation of China (Grant No.50807005).

REFERENCES

- [1] F.H. Khan, et. al., "A multilevel modular capacitor – clamped DC–DC converter," *IEEE Trans. Ind. Appl.*, Vol. 43, No. 6, pp. 1628-1638, Nov. 2007.
- [2] J. W. Kim, et. al., "Modeling, control, and design of input-series-output-parallel-connected converter for high-speed-train power system," *IEEE Trans. Ind. Electron.*, Vol. 48, No. 3, pp.536-544, Jun. 2001.
- [3] R. Giri, V. Choudhary, R. Ayyanar and N. Mohan, "Common duty ratio control of input-series connected modular DC-DC converters with active input voltage and load-current sharing," *IEEE Trans. Ind. Appl.*, 2006, Vol. 42, No. 4, pp. 1101–1111, Jul. 2006.
- [4] P. J. Grbovic, "Master/slave control of input-series-and output-parallel-connected converters: concept for low-cost high-voltage auxiliary power supplies," *IEEE Trans. Power. Electron.*, Vol. 24, No. 2, pp.316–328, Feb. 2009.
- [5] X. B. Ruan, et. al., "Control strategy for input-series-output-parallel converters," *IEEE Trans. Ind. Electron.*, Vol. 56, No. 4, pp. 1174–1185, Apr. 2009.
- [6] S. P. Natarajan and T. S. Ananadhi, "Control of input series output parallel connected DC-DC converters," *Journal of Power Electronics*, Vol. 7, No. 3, pp.265-270, Jul. 2007.
- [7] R.Ayyanar, et. al, "Active input-voltage and load-current sharing in input-series and output-parallel connected modular DC-DC converters using dynamic input-voltage reference sheme," *IEEE Trans. Power. Electron.*, Vol. 19, No. 6, pp.1462-1473, Nov. 2004.
- [8] R.Ayyanar, et. al,"Uniform voltage distribution control for series connected DC-DC converters," *IEEE Trans. Power. Electron.*, Vol. 22, No. 4, pp.1269–1279, Jul. 2007.
- [9] V.Choudhary, et. al , "Fault tolerant circuit topology and control method for input-series and output-parallel modular DC-DC converters," *IEEE Trans. Power. Electron.*, Vol. 23, No. 1, pp.402-411, Jan. 2008.
- [10] J. P. Lee, B. D. Min, T. J. Kim, D .W. Yoo, and J.Y.Yoo, "Input-series-output-parallel connected DC/DC converter for a photovoltaic PCS with high efficiency under a wide load range," *Journal of Power Electronics*, Vol. 10, No.1, pp.9-13, Jan. 2010.
- [11] D.V.Ghodke, et. al, "ZVZCS,dual,two-transistor forward DC-DC converter with peak voltage of $V_{in}/2$,high input and high power applications," in *Proceeding of IEEE_PESC*, Cairns, pp. 1853-1858, Jun. 2002.
- [12] D. S. Sha, et. al, "Digital control of switch-mode pulsed welding power," in *Proceeding of IEEE_ECCE*, San Joes, pp. 2746-2749, Sep. 2009.
- [13] S.Bibian, et. al, "High performance predictive dead-beat digital controller for DC power supplies," *IEEE Trans. Power. Electron.*, Vol. 17, No. 3, pp.420-427, May 2002.



Deshang Sha was born in 1977. He received his B.S. from Luoyang Institute of Technology, Luoyang, China, in 1998, his M.S. from the Nanjing University of Aeronautics and Astronautics, Nanjing, China in 2001 and his Ph.D. from the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China in 2005, all in Electrical Engineering. From 2005 to 2007, he worked as the Head and Chief Engineer of the full-digitalized welding machine research team of Time Group Company. Since 2008, he has been with the School of Automation, Beijing Institute of Technology, where he is currently a Lecturer. His research interests are in the areas of digital control of power electronics and renewable energy power generation systems.



Zhiqiang Guo was born in 1985. He received his B.S. in Automation from the Hebei University of Technology, Tianjin, China, in 2008. He is now pursuing his Ph.D. in Electrical Automation at the Beijing Institute of Technology. His research interests are in the areas of modeling and control of power electronics.



Xiaozhong Liao was born in China, in 1962. She received her B.S. and M.S. in Electrical Engineering from Tianjin University, Tianjin, China, in 1982 and 1984, respectively, and her Ph.D. in Control Sciences and Engineering from the Beijing Institute of Technology, Beijing China, in 1994. She was a Visitor Researcher in the Department of Electrical and Electronic Engineering, University of Central Lancashire, Preston, U.K. form 1995 to 1996. She is now an Associate Dean and Professor in the School of Automation, Beijing Institute of Technology. Her research interests are in the fields of power electronics, motor drives and renewable energy power conversion.