A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet

40Gb/s 백플레인 이더넷을 위한 DFE 수신등화기

  • 양충열 (한국전자통신연구원 광인터넷연구부 광전송기술연구팀) ;
  • 김광준 (한국전자통신연구원 광인터넷연구부 광전송기술연구팀)
  • Published : 2010.02.28

Abstract

In this paper, We have designed and analyzed a characteristics of backplane channel having 40 inch strip line length of four lanes and Flame Retardant four (PR-4) material, and have designed 40 Gb/s Receive and adaptive equalizer and its high-speed equalization algorithm using the backplane channel characteristics. For 40 Gb/s high-speed data communications pass through the backplane, a 10Gb/s 4 channel receive & equalizer with DFE except for FFE was proposed. This receive and equalizer meets the requirements of the IEEE Std P802.3ba standard-based receive equalizer to implement equalizers on the receive end of a 46 inch length's backplane channel.

본 논문은 10 Gb/s $\times$ 4 레인으로 구성되는 40 인치 FR-4 백플레인 채널을 설계 및 분석하고, 이를 바탕으로 제안된 40 Gb/s 급 수신 적응 등화기 (Receive and Adaptive Equalizer), 고속 등화 알고리즘 설계 및 시뮬레이션 결과에 관하여 기술한다. 백플레인을 통과하는 40 Gb/s 고속 데이터 통신 채널을 위해 FFF를 사용하지 않는 DFE의 10Gb/s 4채널의 수신 등화기가 제안된다. 본 수신 & 등화기는 46 인치 백플레인 채널의 수신종단에서 등화를 수행하기 위한 IEEE Std P802.3ba 표준 기반 등화기 요구조건을 만족한다.

Keywords

References

  1. Decision Feedback Equalizer for Jitter Reduction, US Patent: US 7,242,712, July 10, 2007, O. Katie.
  2. Lakshmi P. Baskaran, Aldo Morales, and Sedig Agili, "Transmitter Pre-emphasis and Adaptive Receiver Equalization for Duobinary Signaling in Backplane Channels," ICCE2007, -pp.1-2, 10-14 Jan 2007.
  3. Charles E. Berndt, Student Member, IEEE and Tad Kwasniewski, "A Review of Common Receive-End Adaptive Equalization Schemes and Algorithms for a High-Speed Serial Backplane," System-an-Chip for Real-Time Application, 2005 Proceedings 5th international workshop on 20-24 July 2005, pp. 149-153. July 2005.
  4. 이기헌 외, "LMS 기반 적응 등화기에서 빠른 수렴을 위한 기준신호변경," 한국통신학회논문지, '94-5 Vol. 19, No.5, pp. 939-951.1994
  5. 네쇼날 세미콘덕트 웹사이트 ; http://www.national. corn/pf/DS/DS64BR401.html
  6. Y. Hur et al., "Equalization and Near-End Crosstalk (NEXT) Noise Cancellation for 20 Gb/s 4-PAM Backplane . Serial I/O Interconnections," IEEE Transactions on Microwave Theory and Techniques, Vol.53, No.1, pp.246-254, Jan 2005. https://doi.org/10.1109/TMTT.2004.839311
  7. D. Chen, B. Wang, B. Liang, D. Cheng, T. Kwasniewski, "Decision-Feedback -Equalizer for 10-Gb/s Backplane Transceiver for Highly Lossy 56-inch Channels," ICCCAS 2008.
  8. Mingzhu Zhou, En Zhu, Shoujun Wang, Zhigong Wang, "A 6.25 Gb/s Decision Feedback Equalizer used in SerDes for High-speed Backplane Communications," Microwave and Millimeter Wave Technology International Conference, 2007 ICMMT, pp. 1-4, 18-21 April 2007.
  9. K.J. Wong et. al., "Edge and Data Adaptive Equalization of Serial-Link Transceivers," IEEE J. of Solid-State Circuits, Vol43, No.9, September 2008.
  10. Ravinder, "A Mixed-Signal Decision-Feedback Equalizer That Uses a Look-Ahead Architecture," IEEE Journal of Solid-State Circuits, Vol.32, No.3. pp.450-459, Mar 1997. https://doi.org/10.1109/4.557648
  11. Dianyong, "A Simulator for High-Speed Backplane Transceivers," UKSim 2009: 11th International Conferenceon Computer Modeling and Simulation, pp.589-593, Mar.2003.
  12. Li Yan, "A Modified vs LMS Algorithm, pp. 615-618, ICAT2007, Feb 12-14, 2007.
  13. IEEE Std 802.3ba draft2.2, "CSMA/CD Access method and Physical Layer Specifications, Amendment: Access Control Parameters, Physical layers and Management Parameters for 40 Gb/s and 100 Gb/s Operation," Sep. 2009.
  14. S. Haykin, Adaptive Filter Theory, 4-th Ed., Prentice Hall, 2002.
  15. D. Chen, B. Wang, B. Liang, D. Cheng, and T. Kwasniewski, "A NOVEL CMOS EDGE EQUALIZER FOR 10-GB/S HIGHLY LOSSY BACKPLANE" 24th Biennial Symposium on Communications, 2008.
  16. M. Li, S. Wang, Y. Tao and T. Kwasniewski, "FIR filter optimization as pre-emphasis of high-speed backplane data transmission" IEE, Electronics Letters online no: 20040567, March. 2004.