

플렉시블 기판 위에서 제작된 단일 ZnO 나노선 inverter 논리소자

논 문

59-2-22

Single ZnO Nanowire Inverter Logic Circuits on Flexible Plastic Substrates

강 정 민* · 이 명 원* · 구 상 모** · 홍 완 식*** · 김 상 식†

(Jeongmin Kang · Myeongwon Lee · Sang-Mo Koo · Wan-Shick Hong · Sangsig Kim)

Abstract - In this study, inverter logic circuits on a plastic substrate are built with two top-gate FETs in series on a single ZnO nanowire. The voltage transfer characteristics of the ZnO nanowire-based inverter logic circuit exhibit a clear inverting operation. The logic swing, gain and transition width of the inverter logic circuit is about 90 %, 1.03 and 1.2 V, respectively. The result of mechanical bending cycles of the inverter logic circuit on a plastic substrate shows that the stable performance is maintained even after many hundreds of bending cycles.

Key Words : ZnO, Nanowires, Logic circuits, Inverter

1. Introduction

Semiconducting nanowires have attracted a great deal of attention as potential candidates for various nanodevices including field-effect transistors (FETs) [1]-[2] photodetectors [3], biochemical sensors [4], memory devices [5], and thin-film transistors (TFTs) [6]. In particular, the application of semiconducting nanowires to electronic devices has been intensively researched due to the various advantages of nanowires, such as their good transportation of charge carriers and high crystalline quality [7]-[8]. Recently, logic circuits using semiconducting nanowires and nanotubes have been reported [9]-[10]. In the logic circuits, resistors are utilized as a load to pull up an output of the logic circuits. However, a large area is required to fabricate the resistor of high resistance on a chip. To solve this problem, the FET should be utilized as an active load instead of the resistor.

ZnO nanowires are more attractive than other semiconducting nanowires due to their simple synthetic procedure, high crystalline quality, and good electrical characteristics, which are favorable for electronics [4], [11]-[12]. Recently, the enhancement of the electron mobility ($1000\sim 4000\text{ cm}^2/\text{V}\cdot\text{s}$) by depositing a polymer

or a $\text{SiO}_2/\text{Si}_3\text{N}_4$ layer on the surface of the ZnO nanowires was reported by W. I. Park et al. [13] and P.-C. Chang et al. [14]. The passivation of the ZnO nanowires by a polymer or a $\text{SiO}_2/\text{Si}_3\text{N}_4$ suppresses the interaction between the surface of the ZnO nanowires and molecular species and the carrier trapping or scattering caused by surface defects. In addition, a rational synthetic method of p-type ZnO nanowires has been reported by B. Xiang et al. [15]. P-type ZnO nanowires were synthesized by a thermal chemical vapor deposition (CVD) method using P_2O_5 powders as dopants. These studies of high performance and p-type doping of the ZnO nanowires facilitate the application of the ZnO nanowires to nano-electronic devices.

In this study, a ZnO nanowire-based inverter logic circuit was built using two top-gate ZnO nanowire FETs. The top-gate FETs were utilized as a driver as well as an active load of the inverter logic circuits. The electrical characteristics of two top-gate FETs were evaluated and the output characteristics of the inverter logic circuits were estimated.

2. Experimental

A inverter logic circuit was fabricated by forming two top-gate FETs in series on a single ZnO nanowire. For the fabrication of the two top-gate FETs, ZnO nanowires synthesized by a thermal CVD method [16] were first dispersed on a plastic substrate. A common source and two drain patterns were formed on the central and end parts of a selected single ZnO nanowire by

* 정 회 원 : 고려대학교 전기공학과 박사과정

** 정 회 원 : 광운대학교 전자재료공학과 교수

*** 비 회 원 : 서울시립대학교 나노과학기술학과 교수

† 교신저자, 정회원 : 고려대학교 전기전자전파공학부 교수

E-mail : sangsig@korea.ac.kr

접수일자 : 2009년 12월 7일

최종완료 : 2010년 1월 19일

photolithography, metal deposition, and lift-off processes. Ti (80 nm) and Au (20nm) metals deposited by an e-beam evaporator were utilized as the common source and two drain metal electrodes. A 20-nm-thick Al₂O₃ layer was deposited conformally on the whole structure by an atomic layer deposition (ALD) [17]–[18]. To form two top-gate electrodes, Al (100 nm) metal was deposited after patterning of two gate regions, and then the Al metal was lifted off. For electrical contact, the Al₂O₃ layer on the source and drain electrodes was etched by using hot phosphoric acid (H₃PO₄) at 55 °C. The optical microscopy image and the circuit diagram for the ZnO nanowire-based inverter logic circuit are illustrated in Fig. 1. The distance between the common source and drain electrodes is 10 μm and the widths of source and gate electrodes are 10 and 5 μm, respectively.




Fig. 1 (a) Optical microscopy image and (b) circuit diagram of the ZnO nanowire - based inverter logic circuit.

3. Results and discussions

The IDS-VGS transfer characteristics of the load FET and the driver FET are shown in Fig. 2. The load FET is constructed between the power supply voltage (VDD) and the output voltage (VOUT) electrodes and the driver FET is constructed between the GND and the VOUT electrodes as well. The IDS increases at first and then saturates as the VGS increases from -0.8 to 5 V, and is depleted in the VGS range from -5 to -0.8 V. The threshold voltages of the load FET and the driver FET are -0.8 and -0.7 V, respectively.

These characteristics reveal that these FETs are nearly identical to n-type depletion mode ones. The Ion/Ioff ratios of these FETs are as high as 107, and the maximum values of transconductance for the load FET and the driver FET are 112 and 98 nS, respectively. The oxide capacitance is estimated to be 5.9 fF from the equation [19],

$$C_{ox} = 2\pi\epsilon_r\epsilon_0L_g/\ln(r_g/r_{nw}) \quad (1)$$




Fig. 2 IDS-VGS transfer characteristics of the two top-gate ZnO nanowire FETs ((a-b) for the load FET, and (c-d) for the driver FET) in the inverter logic circuit.

where ϵ_r is the dielectric constant of Al₂O₃ (8.4), L_g the gate length (5 μm), r_g the outer radius of the Al₂O₃-coated nanowire (95 nm), and r_{nw} the radius of the nanowire (75 nm). The field-effect mobilities for the load FET and the driver FET are estimated to be 16.5 and 15.3 cm²/V · s on the basis of the equation [19],

$$\mu_{FE} = L_c L_g g_m r_g / C_{ox} V_{DS} s_{nw} \quad (2)$$

where L_c is the channel length between source and drain electrodes (10 μm). The details for this equation is described in our previous paper [20].




Fig. 3 (a) Voltage transfer characteristics of the ZnO nanowire-based inverter logic circuit as a function of load gate voltage, and (b) the representative voltage transfer characteristic and voltage gain at VL = -1 V.

Fig. 3(a) shows the voltage transfer characteristics of the ZnO nanowire-based inverter logic circuit with an active load of the n-type depletion mode FET. The output voltage in Fig. 3(a) exhibits a high state at the input voltage of -5 V, and a low state at the input voltage of 5 V. This behavior indicates the clear inverting operation of the output voltage for the input voltage. When the input voltage is in a low state, the channel of the driver FET is fully depleted so that the output voltage goes VDD. When the input voltage is in a high state, the channel of the driver FET is accumulated and the resulting output voltage switches from VDD to GND. As the input voltage increases from -5 V to 5 V, the output voltage decreases from 1 V to about 0.1 V under VDD = 1 V and VL = -1 V. For the clear inverting operation for the low state of the output voltage, the negative gate voltage VL is required for the active load in order to achieve a large resistance.

When the negative voltage is applied to the gate of the load FET, the resistance in the active load becomes large, and the output voltage in low state decreases. As the gate voltage of the active load goes negative, the inverting operation becomes more obvious. The maximum value of voltage gain $((\Delta V_{OUT}/\Delta V_{IN})_{MAX})$ is estimated to be 1.03, which is higher than the unity, and the logic swing and the transition width is measured to be about 90 % and 1.2 V at VL = -1.0 V, respectively.




Fig. 4 The voltage gain of the ZnO nanowire-based inverter logic circuit after many hundreds of bending cycles with a strain of 1.02 %.

Mechanical bendability with stable performance is an important factor in flexible electronics. To evaluate the endurance of bendability, some bending tests are performed 500 times. Fig. 4 shows the variation of the gain of our ZnO nanowire-based inverter circuit. The flexible substrate was bent under a strain of 1.02 %. The strain value described in this work was obtained by [15]-[16], [21],

$$Strain = 100 \times \frac{d_{substrate} \times r_{ZnO}}{2 \times R_c} \quad (3)$$

where R_c is the radius of curvature of the bent PES substrate (1.3 cm), and the thickness of the PES substrate is 200 μm . As shown in Fig. 4, the performance of the ZnO nanowire-based inverter logic circuit is maintained even after many hundreds of bending cycles.

4. Summary

The Cu_2O film-based photodetector is successfully fabricated on a glass substrate by a spin-coating process. Under the illumination of the 325nm wavelength light, the photocurrent efficiency of the Cu_2O film in air at room temperature is estimated to be about $1.8 \times 10^5 \mu\text{A/W}$ at a bias voltage of 2.5 V. The transparent Cu_2O film easily formed by a spin-coating technique is a promising material in application of UV photodetectors.

4. Conclusion

An inverter logic circuit on a plastic substrate is constructed with two top-gate FETs in series on a single ZnO nanowire. The threshold voltages of the load FET and the driver FET are -0.8 and -0.7 V, respectively, and their transconductances are 112 and 98 nS, respectively. The logic swing, gain and transition width of the inverter logic circuit is estimated to be about 90 %, 1.03 and 1.2 V, respectively. The bending endurance test result shows that the stable performance is maintained even after many hundreds of bending cycles.

Acknowledgement

This work was supported by the Medium-term Strategic Technology Development Program, and the "SystemIC2010" project of the Korea Ministry of Commerce, Industry and Energy, the Korea Science and Engineering Foundation (KOSEF) through the National Research Lab. Program (R0A-2005-000-10045-0 (2008)), the Nano R&D Program (M10703000980-08M0300-98010), and World Class University (WCU, R32-2008-000-10082-0) Project of the Ministry of Education, Science and Technology, and Hynix-Korea University Nano-Semiconductor Program.

References

- [1] Bryllert, T., Wernersson, L., Lowgren, T., Samuelson, L. Nanotechnology, Vol. 17, pp. S227, May. 2006.

- [2] Wang, D., Wang, Q., Javey, A., Tu, R., Dai, H., Kim, H., McIntyre, P. C., Krishnamohan, T., Saraswat, K. C. Appl. Phys. Lett., Vol. 83, pp. 2432, Set. 2003.
- [3] Kind, H., Yan, H., Messer, B., Law, M., Yang, P. Adv. Mater., Vol. 14, pp158, Jan. 2002.
- [4] Wang, W. U., Chen, C., Lin, K.-H., Fang, Y., Lieber, C. M. PNAS, Vol. 102, pp.3208, Mar. 2005.
- [5] Cha, H., Wu, H., Chae, S., Spender, M. G. J. Appl. Phys. Vol. 100, pp. 024307, Nov. 2006.
- [6] Javey, A., Nam, S., Friedman R. S., Yan H., Lieber, C. M. Nano Lett., Vol. 7, pp. 773, Jan. 2007.
- [7] Auth, C. P., Plummer, J. D. IEEE Trans. Elec. Dev., Vol. 45, pp. 2381, Nov. 1998.
- [8] Jimenez, D., Iniguez, B., Sune, J., Marsal, L. F., Pallares, J., Roig, J., Flores, D. IEEE Elec. Dev. Lett., Vol. 25, pp. 571, Aug. 2004.
- [9] Park, W. I., Kim, J. S., Yi, G.-C., Lee, H.-J. Adv. Mater., Vol. 17, pp.1393, Mar. 2005.
- [10] Bachtold, A., Hodley, P., Nakanishi, T., Dekker, C. Science, Vol. 294, pp. 1317, Aug. 2001.
- [11] Li, S. Y., Lee, C. Y., Lin, P., Tseng, T. Y. J. Vac. Sci. Technol. B, Vol. 24, pp.147, Jan. 2006.
- [12] Li, Q. H., Gao, T., Wang, Y. G., Wang, T. H. Appl. Phys. Lett. Vol. 86, pp. 123117, Mar. 2005.
- [13] Park, W. I., Kim, J. S., Yi, G., Bae, M. H., Lee, H. J. Appl. Phys. Lett., Vol. 85, pp. 5052, Nov. 2004.
- [14] Chang, P.-C., Fan, Z., Chien, C.-J., Stichtenoth, D., Ronning, C., Lu, J. G. Appl. Phys. Lett., Vol. 89, pp. 133113, May. 2006.
- [15] Xiang, B., Wang, P., Zhang, X., Dayeh, S. A., Aplin, D. P. R., Soci, C., Yu, D., Wang, D. Nano Lett., Vol. 7, pp. 323, Dec. 2007.
- [16] Lee, J., Park, K., Kang, M., Park, I., Kim, S., Cho, W., Han, H., Kim, S. J. Crystal Growth, Vol. 254, pp. 423, May. 2003.
- [17] Min, B., Lee, J. S., Cho, K., Hwang, J. W., Kim, H., Sung, M. Y., Kim, S., Park, J., Seo, H. W., Bae, S. Y., Lee, M., Park, S. O., Moon, J. J. Electro. Mater., Vol. 32, pp. 1344, Jul. 2003.
- [18] Min, B., Lee, J. S., Hwang, J. W., Keem, K., Kang, M. I., Cho, K., Sung, M. Y., Kim, S., Lee, M., Park, S. O., Moon, J. J. Crystal Growth, Vol. 252, pp. 565, May. 2003.
- [19] Ng, H. T., Han, J., Yamada, T., Nguyen, P., Chen, Y. P., Meyyappan, M. Nano Lett., Vol. 4, pp. 1247, May. 2007.
- [20] Keem, K., Jeong, D.-Y., Kim, S., Lee, M.-S., Yeo, I.-S., Chung, U.-I., Moon, J.-T. Nano Lett., Vol. 6, pp. 1454, Jun. 2006.
- [21] Ma, R.M., Dai, L., Huo, H.-B., Xu, W.-J., Qin, G.G., Nano Lett., Vol. 7, pp. 773, Jan. 2007.

저 자 소 개



Jeongmin Kang

He received the B. S. degree in electrical engineering from Seonam University, namwon, Korea, in 2005, and is currently pursuing the Ph. D. degree in electrical engineering at Korea University. His research interests include the fabrication of electronic devices using semiconductor nanowires.



Myeongwon Lee

He received the M. S. degree in electrical engineering from Seoul National University, seoul, Korea, in 2000, and is currently pursuing the Ph. D. degree in electrical engineering at Korea University. His research interests include the fabrication of electronic devices using semiconductor nanowires.



Sang-Mo Koo

He received the M.S. degrees in material science from Royal Institute of Technology, Stockholm, Sweden, in 1999, and the Ph. D. degree in Solid-State Electronics from the Royal Institute of Technology, Stockholm, Sweden, 2003. he is Professor of electrical material engineering at KwangWoon University. His present research areas include nano-electronic devices.



Wan-Shick Hong

He received the M.S. degrees in Materials Science from UC Berkeley, CA, United States, in 1991, and the Ph. D. degree in Materials Science from UC Berkeley, CA, United States, in 1995. In 2006, he is Professor of Nano Science and Technology at University of Seoul. His present research areas include nano-electronic devices, opto-electronics.



Sangsig Kim

He received the B.S. and M.S. degrees in physics from Korea University, Seoul, Korea, in 1985 and 1987, respectively, and the Ph. D. degree in applied physics from Columbia University, Buffalo, NY, in 1996. In 1998, he is Professor of electrical engineering at Korea University. His present research areas include nano-electronic devices, nanowires, nanocrystals, nonvolatile memories, and logic circuits.