Analytic Threshold Voltage Model of Recessed Channel MOSFETs

Yongmin Kwon, Yeonsung Kang, Sanghoon Lee, Byung-Gook Park, and Hyungcheol Shin

Abstract—Threshold voltage is one of the most important factors in a device modeling. In this paper, analytical method to calculate threshold voltage for recessed channel (RC) MOSFETs is studied. If we know the fundamental parameter of device, such as radius, oxide thickness and doping concentration, threshold voltage can be obtained easily by using this model. The model predicts the threshold voltage which is the result of 2D numerical device simulation.

Index Terms—Threshold voltage, recessed channel MOSFETs, concave, analytic model, depletion width

I. INTRODUCTION

The classical planar MOSFET is approaching its scaling limit due to tunneling current through the ultrathin gate oxide. To improve the scalability of CMOS technology, several non-classical MOSFETs have been proposed. Among them, recess channel (RC) MOSFETs have advantages in terms of short channel effects because the bottom corner effect in the recessed region acts against the DIBL effects [1]. Due to the interest in this device, modeling and application of RC MOSFETs is studied by other groups [2-5]. Although threshold voltage is a fundamental parameter to predict the I-V characteristics of devices, a compact and analytic threshold model has not been reported.

Threshold voltage for recessed channel MOSFETs can be obtained in a similar method of planar MOSFETs. Using charge sheet approximation and gradual channel approximation, I-V equation can be derived. Typically, we expand equations in V_{DS} into a power series when we derive threshold voltage. In case of RC MOSFETs, however, it is very complicated to calculate analytically because the depletion charge is distributed in concave silicon region.

In this paper, we propose a new analytic model of threshold voltage of RC MOSFETs for the first time. We compare the results of approximated analytic method with those of numerical simulation. Accuracy of the derived model is validated by ATLAS simulator [6].

II. RESULT AND DISCUSSION

A cross-sectional view of recess channel (RC) MOSFET is shown in Fig. 1. R, r_d , N_A , t_{ox} , and r' are radius including gate and oxide thickness, depletion width of RC MOSFETs, doping concentration, oxide thickness and radial direction, respectively.




Fig. 1. A cross-sectional view of RC MOSFETs.

By solving cylindrical Poisson's equation, the potential distribution in the silicon region can be derived.

$$\frac{1}{r'}\frac{\partial}{\partial r'}\left(r'\frac{\partial\psi}{\partial r'}\right) = \frac{qN_A}{\varepsilon_{si}} \quad \left(R < r' < R + r_d\right) \quad (1)$$

Manuscript received Jun. 22, 2009; revised Nov. 25, 2009.

Inter-University Semiconductor Research Center (ISRC), and School of Electrical Engineering, Seoul National University, San 56-1, Shinlim-dong, Kwanak-gu, Seoul, 151-742, Korea E-mail : kwon1227@hotmail.com

Assuming that there's no charge in $r'>R+r_d$, we can obtain the solution of Eq. (1) by integrating from R to $R+r_d$.

$$\psi(r) = \frac{qN_A}{2\varepsilon_s} \left(\frac{1}{2}r^2 + (R + r_d)^2 \ln \frac{R + r_d}{r\sqrt{e}} \right)$$
(2)

At strong inversion, we can relate Eq. (2) to planar MOSFETs. The depletion width of planar MOSFETs (x_d) is :

$$x_d = \sqrt{\frac{2\varepsilon_s (2\phi_F + V)}{qN_A}} \tag{3}$$

$$\psi_{s} = 2\phi_{F} + V = \frac{qN_{A}}{2\varepsilon_{s}} \left(\frac{1}{2}R^{2} + (R + r_{d})^{2}\ln\frac{R + r_{d}}{R\sqrt{e}}\right)$$
(4)

$$x_{d} = \sqrt{\frac{1}{2}R^{2} + (R + r_{d})^{2}\ln\frac{R + r_{d}}{R\sqrt{e}}}$$
(5)

With Eq. (5) we can obtain depletion width of RC MOSFETs numerically. For example, the device with $N_A=1X10^{17}$ cm⁻³, V= 0 V and R= 22.5 nm has $x_d=30.4$ nm and $r_d=26.5$ nm.

Using charge-sheet approximation and gradual channel approximation(GCA), I-V equation can be derived.

$$Q_d = -qN_a r_d' = -qN_a \left(r_d + \frac{r_d^2}{2R}\right) \tag{6}$$

$$Q_s = -C_{ox} \left(V_g - V_{fb} - 2\varphi_F - V \right) \tag{7}$$

$$Q_{i} = -C_{ox} \left(V_{g} - V_{fb} - 2\varphi_{F} - V \right) + q N_{a} \left(r_{d} + \frac{r_{d}^{2}}{2R} \right)$$
(8)

$$I_{ds} = \mu_{dff} C_{ox} \frac{W}{L} \left[\left(V_g - V_{fb} - 2\varphi_F - \frac{V_{ds}}{2} \right) V_{ds} - \frac{qN_a}{C_{ox}} \int_0^{V_{ds}} \left(r_d + \frac{r_d^{-2}}{2R} \right) dV \right]$$
(9)

 Q_d , Q_s and Q_i are depletion charge, induced charge and inversion charge, respectively. Because extracting r_d from x_d in Eq. (5) needs numerical process, it is difficult to integrate the second term in Eq. (9). If r_d can be obtained in an analytical way, it will be more simple and easy to derive I-V equation. To simplify the step, approximated analytic r_d is used [2]:

$$r_d \approx x_d \left(1 - \frac{x_d}{6R} \right) \tag{10}$$

It is shown that approximated r_d matches well with r_d by numerical method in Fig. 2. Substituting Eq. (10) into Eq. (9),

$$\int_{0}^{t_{a}} \left(r_{d} + \frac{r_{d}^{2}}{2R} \right) dV = \int_{0}^{t_{a}} \left(x_{d} + \frac{x_{d}^{2}}{3R} - \frac{x_{d}^{3}}{6R^{2}} + \frac{x_{d}^{4}}{72R^{3}} \right) dV \\ = \left[\sqrt{\frac{2\varepsilon}{qN_{a}}} \frac{2}{3} (V + 2\phi_{F})^{3/2} + \frac{2\varepsilon}{qN_{a}} \frac{(V + 2\phi_{F})^{2}}{6R} - \left(\frac{2\varepsilon}{qN_{a}} \right)^{3/2} \frac{(V + 2\phi_{F})^{5/2}}{15R^{2}} + \left(\frac{2\varepsilon}{qN_{a}} \right)^{2} \frac{(V + 2\phi_{F})^{3}}{216R^{3}} \right]_{V=0}^{V-V_{exc}}$$
(11)

The first and third terms in the right equation can be written in an expanded form :

$$\sqrt{\frac{2\varepsilon}{qN_a}} \frac{2}{3} (V + 2\phi_F)^{3/2} \bigg|_{V=0}^{V=V_{DS}} \approx \sqrt{\frac{2\varepsilon}{qN_a}} (2\phi_F)^{1/2} V_{DS}$$
(12-a)

$$\left(\frac{2\varepsilon}{qN_a}\right)^{3/2} \frac{\left(V+2\phi_F\right)^{5/2}}{15R^2} \bigg|_{V=0}^{V=V_{DS}} \approx \left(\frac{2\varepsilon}{qN_a}\right)^{3/2} \frac{1}{6R^2} (2\phi_F)^{3/2} V_{DS} \quad (12-b)$$

Then, we can write Eq.(9) as follows :

$$I_{ds} = \mu_{eff} C_{ox} \frac{W}{L} \left[\left(V_g - V_{fb} - 2\varphi_F - \frac{V_{ds}}{2} \right) V_{ds} - \frac{qN_a}{C_{ox}} f(V_{DS}) \right]$$
(13)
$$f(V_{DS}) = \left[\sqrt{\frac{2\varepsilon}{qN_a}} (2\phi_F)^{1/2} V_{DS} + \frac{2\varepsilon}{qN_a} \frac{V_{DS}^2 + 4V_{DS}\phi_F}{6R} - \left(\frac{2\varepsilon}{qN_a} \right)^{3/2} \frac{1}{6R^2} (2\phi_F)^{3/2} V_{DS} + \left(\frac{2\varepsilon}{qN_a} \right)^2 \frac{V_{DS}^3 + 6V_{DS}^2 2\phi_F + 12V_{DS}\phi_F^2}{36R^3} \right]$$

To extract threshold voltage, V_{DS}^2 and V_{DS}^3 can be neglected for small V_{DS} in Eq. (13). (see Fig. 3) Finally, we obtain the analytic I-V equation after removing higher order terms.

$$I_{ds} = \mu_{eff} C_{ox} \frac{W}{L} \left[\left(V_g - V_{fb} - 2\phi_F - g(2\phi_F) - \frac{V_{ds}}{2} \right) V_{ds} \right]$$
(14)




Fig. 2. depletion width(r_d) as a function of channel potential.




Fig. 3. effect of higher order terms in $f(V_{\text{DS}})$ with respect to $V_{\text{DS}}.$

$$g(2\phi_F) = \frac{\sqrt{2qN_a\varepsilon}}{C_{ax}} \sqrt{2\phi_F} \left(1 - \frac{\varepsilon}{qN_a} \frac{2\phi_F}{3R^2}\right) + \frac{2\varepsilon}{C_{ax}} \frac{2\phi_F}{3R} \left(1 + \frac{\varepsilon}{qN_a} \frac{2\phi_F}{2R^2}\right)$$
$$V_{th} = V_{fb} + 2\phi_F + \frac{\sqrt{2qN_a\varepsilon}}{C_{ax}} \sqrt{2\phi_F} \left(1 - \frac{\varepsilon}{qN_a} \frac{2\phi_F}{3R^2}\right) + \frac{2\varepsilon}{C_{ax}} \frac{2\phi_F}{3R} \left(1 + \frac{\varepsilon}{qN_a} \frac{2\phi_F}{2R^2}\right)$$
(15)

Comparing to the 2-D simulation result, we can verify Eq. (15) in Fig. 4 and Fig. 5 which are under the condition with $N_A = 7E17$ cm⁻³ and R = 30 nm. According to the




Fig. 4. Comparison the model to simulation and numerical calculation result.




Fig. 5. Calculated threshold voltage as a function of N_A and R.

result, the threshold voltage increases at higher doping concentration and smaller radius.

III. CONCLUSIONS

A new analytical model for threshold voltage of RC MOSFETs has been proposed. The model shows good matching compared to simulation result in spite of approximation during deriving the equation. Threshold voltage tends to increases as doping concentration increases and radius decreases. If we know the size of device and doping concentration, threshold voltage can be obtained easily by using this model.

ACKNOWLEDGMENTS

This work was supported by Inter-Universe Semiconductor Research Center (ISRC).

REFERENCES

S.H. Goodwin and J.D. Plummer, "Electrical performance and physics of isolation region structure for VLSI," *IEEE Trans. Electron Devices*, Vol. ED-31, No.7, pp.861-872, 1984.

- [2] K. Natori, I. Sasaki, and F. Masuoka, "An analysis of the concave MOSFET," *IEEE Trans. Electron Devices*, Vol.ED-25, No.4, pp.448-456, 1978.
- [3] P. Bricout and E. Dubois, "Short-channel effect immunity and current capability of sub-0.1 micron MOSFETs using recessed channel," *IEEE Trans. Elctron Devices*, Vol.43, No.8, pp.1251-1255, 1996.
- [4] S. G. Chamberlain and S. Ramanan, "Drain-induced barrier-lowering analysis in VSLI MOSFET devices using two-dimensional numerical simulations," *IEEE Trans. Elctron Devices*, Vol.ED-33, No.11, pp.1745-1753, 1986
- [5] J. Lee, "Two-Bit/Cell NFGM Devices for High-Density NOR Flash Memory," *Journal of Semiconductor Technology and Science*, Vol.8, No.1, pp. 11-20, 2008
- [6] Atlas Device Simulation Software, Ver. 5.10.7.R, Silvaco International, Santa Clara, CA, 2006.



Yongmin Kwon was born on December 27, 1983. He received the B.S. degree in electrical engineering and computer science from Seoul National University, Seoul, Korea, in 2008. He is currently pursuing the

M.S. degree in electrical engineering at Seoul National University. His major interest is deep submicrometer device modeling and characterization issues.



Yeonsung Kang was born in Korea on July 8, 1983. He received the B.S. degree in electrical engineering from Korea University, Seoul, Korea, in 2008. He is currently working toward the M.S. degree. His major

interest is modeling of deep submicrometer device and characterization issues.



Sanghoon Lee was born in Korea on January 30, 1983. He received B.S. degree in electronic engineering from Kyunghee University, Gyunggi-do, Korea, in 2007. He is currently working toward the M.S. degree in Seoul National University, Seoul,

Korea. His major interest is deep submicrometer device modeling and characterization issues



Byung-Gook Park received his B.S. and M.S. degrees in Electronics Engineering from Seoul National University (SNU) in 1982 and 1984, respectively, and his Ph. D. degree in Electrical Engineering from Stanford

University in 1990. From 1990 to 1993, he worked at the AT&T Bell Laboratories, where he contributed to the development of 0.1 micron CMOS and its characterization. From 1993 to 1994, he was with Texas Instruments, developing 0.25 micron CMOS. In 1994, he joined SNU as an assistant professor in the School of Electrical Engineering (SoEE), where he is currently a professor. In 2002, he worked at Stanford University as a visiting professor, on his sabbatical leave from SNU. He has been leading the Inter-university Semiconductor Research Center (ISRC) at SNU as the director from June 2008.

His current research interests include the design and fabrication of nanoscale CMOS, flash memories, silicon quantum devices and organic thin film transistors. He has authored and co-authored over 580 research papers in journals and conferences, and currently holds 34 Korean and 7 U.S. patents. He has served as a committee member on several international conferences, including Microprocesses and Nanotechnology, IEEE International Electron Devices Meeting, International Conference on Solid State Devices and Materials, and IEEE Silicon Nanoelectronics Workshop (technical program chair in 2005, general chair in 2007). He is currently serving as an executive director of Institute of Electronics Engineers of Korea (IEEK) and the board member of IEEE Seoul Section. He received "Best Teacher" Award from SoEE in 1997, Doyeon Award for Creative Research from ISRC in 2003, Haedong Paper Award from IEEK in 2005, and Educational Award from College of Engineering, SNU, in 2006.



Hyungcheol Shin received the B.S. (*magna cum laude*) and M.S. degrees in electronics engineering from Seoul National University, Seoul, Korea, in 1985 and 1987, respectively, and the Ph.D. degree in electrical

engineering from the University of California, Berkeley, in 1993. From 1994 to 1996, he was a Senior Device Engineer with Motorola Advanced Custom Technologies. In 1996, he was with the Department of Electrical Engineering and Computer Sciences, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea. During his sabbatical leave from 2001 to 2002, he was a Staff Scientist with Berkana Wireless, Inc., San Jose, CA, where he was in charge of CMOS RF modeling. Since 2003, he has been with the School of Electrical Engineering and Computer Science, Seoul National University. He has published over 400 technical papers in international journals and conference proceedings. He also wrote a chapter in a Japanese book on plasma charging damage and semiconductor device physics.

His current research interests include Nano-CMOS, Flash Memory, DRAM cell transistor, CMOS RF, and noise. Prof. Shin was a committee member of the International Electron Devices Meeting. He also has served as a committee member of several international conferences, including the International Workshop on Compact Modeling and SSDM, and as a committee member of the IEEE EDS Graduate Student Fellowship. He is a Lifetime Member of the Institute of Electronics Engineers of Korea (IEEK). He received the Second Best Paper Award from the American Vacuum Society in 1991, the Excellent Teaching Award from the Department of Electrical Engineering and Computer Sciences, KAIST, in 1998, The Haedong Paper Award from IEEK in 1999, and the Excellent Teaching Award from Seoul National University in 2005, 2007, and 2009. He is listed in Who's Who in the World.