참고문헌
- E. Lawler, "An Approach to Multilevel Boolean Minimization," Journal of ACM, Vol. 11, No. 3, pp. 283-295, 1964. https://doi.org/10.1145/321229.321232
- R. K. Brayton and C. McMullen, "The Decomposition and Factorization of Boolean Epressions," Proc. ISCAS, pp. 49-54, 1982.
- R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, "MIS: A Multiple-Level Logic Optimization System," IEEE Trans. CAD, Vol. 6, No. 6, pp. 1062-1081, 1987. https://doi.org/10.1109/TCAD.1987.1270347
- R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "Multi-Level Logic Optimization and the Rectangle Covering Problem," Proc. ICCAD, pp.66-69, 1987.
- E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, R. K., and A. Sangiovanni-Vincentelli, "Sequential Circuit Design Using Synthesis and Optimization," Proc. ICCD, pp. 328-333, 1992. https://doi.org/10.1109/ICCD.1992.276282
- S. Liao, S. Devadas, and A. Ghosh, "Boolean Factoring Using Multiple-Valued Minimization," Proc. ICCAD, pp. 606-611, 1993. https://doi.org/10.1109/ICCAD.1993.580122
- T. Stanion and C. Sechen, "Boolean Division and Factorization Using Binary Decision Diagrams," IEEE Trans. CAD, Vol. 13, No. 9, pp. 1179-1184, 1994. https://doi.org/10.1109/43.310907
- O.-H. Kwon, S. J. Hong, and J. Kim, "A Boolean Factorization Using and Extended Boolean Matrix," IEICE Trans. Inf. and Sys., Vol. E81-D, No. 12, pp.1466-1472, 1998.
- C. Yang and M. Ciesielski, "BDS: A Boolean BDD-Based Logic Optimization System," IEEE Trans. CAD, Vol. 21, No. 7, pp. 866-876. 2002. https://doi.org/10.1109/TCAD.2002.1013899
- N. Modi and J. Cortadella, "Boolean Decomposition Using Two-literal Divisors," Proc. of 17th International Conference on VLSI Design, pp. 765-768, 2004. https://doi.org/10.1109/ICVD.2004.1261022
- A. Mintz and M. C. Golumbic, "Factoring Boolean Functions Using Graph Partitioning," Discrete Applied Mathematics, Vol. 149, pp. 131-153, 2005. https://doi.org/10.1016/j.dam.2005.02.007
- 권오형, "부울 대입에 의한 논리식 최적화," 한국산학기술학회 논문지, 제10권, 제11호, pp. 3227-3233, 2009. https://doi.org/10.5762/KAIS.2009.10.11.3227
- 정준모, "SoC 내의 효율적인 Test Wrapper 설계," 한국산학기술학회 논문지, 제10권, 제6호, pp. 1191-1195, 2009. https://doi.org/10.5762/KAIS.2009.10.6.1191
피인용 문헌
- Common Expression Extraction Using Kernel-Kernel pairs vol.12, pp.7, 2011, https://doi.org/10.5762/KAIS.2011.12.7.3251
- Common Expression Extraction Using Two-cube Quotient Matrices vol.12, pp.8, 2011, https://doi.org/10.5762/KAIS.2011.12.8.3715