DOI QR코드

DOI QR Code

270 MHz Full HD H.264/AVC High Profile Encoder with Shared Multibank Memory-Based Fast Motion Estimation

  • Lee, Suk-Ho (Convergence Components & Materials Research Laboratory, ETRI) ;
  • Park, Seong-Mo (Convergence Components & Materials Research Laboratory, ETRI) ;
  • Park, Jong-Won (Department of Information Communications Engineering, Chungnam National University)
  • 투고 : 2009.04.21
  • 심사 : 2009.07.14
  • 발행 : 2009.12.31

초록

We present a full HD (1080p) H.264/AVC High Profile hardware encoder based on fast motion estimation (ME). Most processing cycles are occupied with ME and use external memory access to fetch samples, which degrades the performance of the encoder. A novel approach to fast ME which uses shared multibank memory can solve these problems. The proposed pixel subsampling ME algorithm is suitable for fast motion vector searches for high-quality resolution images. The proposed algorithm achieves an 87.5% reduction of computational complexity compared with the full search algorithm in the JM reference software, while sustaining the video quality without any conspicuous PSNR loss. The usage amount of shared multibank memory between the coarse ME and fine ME blocks is 93.6%, which saves external memory access cycles and speeds up ME. It is feasible to perform the algorithm at a 270 MHz clock speed for 30 frame/s real-time full HD encoding. Its total gate count is 872k, and internal SRAM size is 41.8 kB.

키워드

참고문헌

  1. ISO/IEC 14496-10, "Information Technology: Coding of Audio/Visual Objects-Part 10: Advance Video Coding," Sept. 2008.
  2. J.B. Lee and H. Kalva, The VC-1 and H.264 Video Compression Standards for Broadband Video Services, Springer Science, 2008, pp.78.
  3. B.G. Kim, J.H. Kim, and C.S. Cho, "Fast Inter Mode Decision Algorithm Based on Macroblock Tracking in H.264/AVC Video," ETRI J., vol. 29, no. 6, Dec. 2007, pp. 736-744. https://doi.org/10.4218/etrij.07.0107.0091
  4. G.F.F. Escibano et al., "A Fast MB Mode Decision Algorithm for MPEG-2 to H.264 P-Frame Transcoding," IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 2, Feb. 2008, pp. 172-185. https://doi.org/10.1109/TCSVT.2008.918115
  5. A.C.W. Yu, G.R. Martin, and H. Park, "Fast Inter-Mode Selection in the H.264/AVC Standard Using a Hierarchical Decision Process," IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 2, Feb. 2008, pp. 186-195. https://doi.org/10.1109/TCSVT.2007.913970
  6. X. Xu and Y. He, "Improvements on Fast Motion Estimation Strategy for H.264/AVC," IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 3, Mar. 2008, pp. 285-293. https://doi.org/10.1109/TCSVT.2008.918122
  7. H.F. Ates and Y. Altunbasak, "Rate-Distortion and Complexity Optimized Motion Estimation for H.264 Video Coding," IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 2, Feb. 2008, pp. 159-171. https://doi.org/10.1109/TCSVT.2008.918114
  8. C.M Mak, C.K. Fong, and W.K Cham, "Fast Motion Estimation for H.264/AVC in Walsh-Hardamard Domain," IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 6, June 2008, pp. 735-745. https://doi.org/10.1109/TCSVT.2008.918790
  9. C.S. Kannangara, I.E. Richardson, and A.J. Miller, "Computational Complexity Management of a Real-Time H.264/AVC Encoder," IEEE Trans. Circuits Syst. Video Technol., vol. 18, no. 9, Sept. 2008, pp. 1191-1200 https://doi.org/10.1109/TCSVT.2008.928881
  10. S. Saponara et al., "Dynamic Control of Motion Estimation Search Parameters for Low Complex H.264 Video Coding," IEEE Trans. Consum. Electron., vol. 52, no. 1, Feb. 2006, pp. 232-239.
  11. S. Lopez et al., "Grouped Approach for the Design of H.264/AVC Motion Estimation Architectures," ETRI J., vol. 30, no. 6, Feb. 2008, pp. 862-864. https://doi.org/10.4218/etrij.08.0208.0225
  12. I.E.G. Richardson, H.264 and MPEG-4 Video Compression, John Wiley & Sons Ltd., 2003.
  13. Joint Model (JM) - H.264/AVC Reference Software, http://iphome.hhi.de/suehring/tml/download/.
  14. S.H. Lee et al., "A 40 MHz Dedicated Hardware H.264/AVC Video Encoder with the Reducing Memory Access Scheme," IEEE Int. Symp. Consum. Electron., ISCE.2008.4559542, Apr. 2008, pp. 1-4.
  15. S.M. Park et al., "A MPEG-4 Video Codec Chip with Low Power Scheme for Mobile Application," IEICE Trans. Fundam. Electron., Commun. and Comput. Sci., vol. E86-A, no. 6, June 2003, pp. 1353-1363.

피인용 문헌

  1. Probability Constrained Search Range Determination for Fast Motion Estimation vol.34, pp.3, 2012, https://doi.org/10.4218/etrij.12.0111.0200
  2. High Performance and FPGA Implementation of Scalable Video Encoder vol.3, pp.6, 2014, https://doi.org/10.5573/ieiespc.2014.3.6.353