

# Effects of Interfacial Dielectric Layers on the Electrical Performance of Top-Gate In-Ga-Zn-Oxide Thin-Film Transistors

Woo-Seok Cheong, Jeong-Min Lee, Jong-Ho Lee, Sang-Hee Ko Park, Sung Min Yoon, Chun-Won Byun, Shinhyuk Yang, Sung Mook Chung, Kyoung Ik Cho, and Chi-Sun Hwang

We investigate the effects of interfacial dielectric layers (IDLs) on the electrical properties of top-gate In-Ga-Zn-oxide (IGZO) thin film transistors (TFTs) fabricated at low temperatures below 200°C, using a target composition of In:Ga:Zn = 2:1:2 (atomic ratio). Using four types of TFT structures combined with such dielectric materials as Si<sub>3</sub>N<sub>4</sub> and Al<sub>2</sub>O<sub>3</sub>, the electrical properties are analyzed. After post-annealing at 200°C for 1 hour in an O<sub>2</sub> ambient, the sub-threshold swing is improved in all TFT types, which indicates a reduction of the interfacial trap sites. During negative-bias stress tests on TFTs with a Si<sub>3</sub>N<sub>4</sub> IDL, the degradation sources are closely related to unstable bond states, such as Si-based broken bonds and hydrogen-based bonds. From constant-current stress tests of I<sub>d</sub> = 3 μA, an IGZO-TFT with heat-treated Si<sub>3</sub>N<sub>4</sub> IDL shows a good stability performance, which is attributed to the compensation effect of the original charge-injection and electron-trapping behavior.

**Keywords:** IGZO, interfacial dielectric layer, electrical stability, thin-film transistor.

Manuscript received June 16, 2009; revised Aug. 7, 2009; accepted Aug. 26, 2009.

Woo-Seok Cheong (phone: +82 42 860 5841, email: cws@etri.re.kr), Jeong-Min Lee (email: jmlee@etri.re.kr), Sang-Hee Ko Park (shkp@etri.re.kr), Sung Min Yoon (email: sungmin@etri.re.kr), Chun-Won Byun (email: cwbyun@etri.re.kr), Shinhyuk Yang (email: ysh@etri.re.kr), Sung Mook Chung (email: smchung@etri.re.kr), Kyoung Ik Cho (email: kicho@etri.re.kr), and Chi-Sun Hwang (email: hwang-cs@etri.re.kr) are with Convergence Components & Materials Research Laboratory, ETRI, Daejeon, Rep. of Korea.

Jong-Ho Lee (email: jhl@snu.ac.kr) is with the School of Electronic and Electrical Engineering, Kyungpook National University, Daegu, Rep. of Korea.  
doi:10.4218/etrij.09.1209.0049

## I. Introduction

Thin-film transistors (TFTs) using oxide semiconductors as active layers have shown remarkable performance, including low-temperature processing near room temperature, high transparency for the next version of transparent device applications, and good electrical properties for alternative display backplanes of active-matrix organic light-emitting diodes (AM-OLEDs) and thin-film transistor liquid crystal displays (TFT-LCDs) [1]-[4].

Despite great advances in the fabrication skills for oxide-based TFTs, the lack of explanation for their performance has made it difficult to fully understand their operation or degradation phenomena. For application to industrial products, electrical reliability as well as electrical properties, such as mobility, sub-threshold swing (SS), drain current on/off ratio, and so on, should be guaranteed to the required condition. Therefore, an exact understanding of the degradation behavior of oxide-based TFTs is needed.

The main factors affecting the electrical properties of oxide-TFTs include the active layer, gate insulator, and their interface [5]. Among these, the interface is the most complicated due to two adjacent layers; therefore, it is not easy to extract any physical parameters. Chang and others reported that an Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> multilayer structure as a gate insulator is effective in suppressing the large charge trap density effect due to the HfO<sub>2</sub> dielectric layer [6]. Although the authors used a top-gate TFT structure, there were no chemical effects on the interface or channel because those multi-layers were made by

conventional sputtering methods. On the other hand, Park and others investigated the effects of a  $\text{TiO}_x$  (high-k) interfacial layer on the device performance of bottom-gate TFTs with a  $\text{SiN}_x$  gate insulator as a function of  $\text{TiO}_x$  thickness, where  $\text{TiO}_x$  formed by atomic layer deposition (ALD) cannot chemically impact the interface or channel [7]. Similarly, Suresh and others reported that an ATO ( $\text{AlO}_x + \text{TiO}_x$ ) gate insulator deposited by using an ALD gate insulator showed no hysteresis in the transfer plots, while  $\text{SiN}_x$  formed by plasma enhanced chemical vapor deposition (PECVD) had a large hysteresis in bottom-gate oxide TFTs [8]. Because there are many kinds of gate insulators, processing methods, and possible device structures, it is not easy to fabricate stable oxide-TFTs with excellent electrical properties. However, one possible method is to make an interface without physical collision processes, related with many defect states, and causing severe electrical instability. Moreover, a top-gate TFT structure with chemically processed-dielectric layers will become a preferable scheme [9].

In this work, we investigate the effects of interfacial dielectric layers (IDLs) on the electrical performance of oxide-TFTs fabricated at low temperatures below  $200^\circ\text{C}$ . We will investigate both device structures and dielectric materials in order to elucidate the relationship between an interface (between IDL and IGZO) and TFT properties.

## II. Experiments

We fabricated top-gate thin-film transistors of the staggered structure type without an additional passivation process for excluding the environmental effects of gases or water vapors [10]. Glass substrates coated by ITO thin films ( $t = 150 \text{ nm}$ ) could be obtained via two-step deposition processes to guarantee good surface roughness after ITO-etching, which can be optimized for use in obtaining source/drain electrodes of thin-film transistors [11]. For the low-temperature processing, an IGZO target with a composition ratio of  $\text{In}:\text{Ga}:\text{Zn} = 2:1:2$  (atomic ratio) was chosen, which was made by Advanced Nano Products Corp. (4 inches, 99.99% purity). The channels were formed by the same method as one used in an earlier paper [12], where the gas ratio was 15%  $\text{O}_2$  in an Ar and  $\text{O}_2$  mixture, and the RF power was 200 W. An  $\text{Al}_2\text{O}_3$  layer was used as a gate insulator ( $t = 180 \text{ nm}$ ), which was formed by ALD at  $150^\circ\text{C}$ . Between two IDLs, the  $\text{Al}_2\text{O}_3$  was obtained by ALD at  $200^\circ\text{C}$ , while the  $\text{Si}_3\text{N}_4$  was formed by plasma-enhanced chemical vapor deposition method (PECVD) using  $\text{SiH}_4$ ,  $\text{N}_2$  and  $\text{NH}_3$  gases at  $200^\circ\text{C}$ , 900 mTorr. The thickness of each IDL was 10 nm. The gate electrode was made by Pt ( $t = 100 \text{ nm}$ ) using both the sputtering method and the image-reversal process of photo-lithography. The basic pattern size was  $40 \mu\text{m}$  (width)  $\times$   $20 \mu\text{m}$  (length). The device performance




Fig. 1. Schematics of the A-, B-, C-, and D-type IGZO-TFTs.

was electrically characterized using an Agilent 4156C semiconductor parameter analyzer.

To elucidate the impact of the IDL on the device performance, four different device structures were manufactured as shown in Fig. 1. In the A- and B-type structures, IDLs were consecutively formed on IGZO channels. After a photo-lithography process they were etched out at the same time using an HF in water solution (1000:4 diluted in water). In the C-type structure, another  $\text{Si}_3\text{N}_4$  layer was deposited on the patterned channel plus the  $\text{Al}_2\text{O}_3$  IDL. After that, the  $\text{Al}_2\text{O}_3$  gate insulator was formed continually. In the D-type structure, the  $\text{Si}_3\text{N}_4$  IDL was formed on the patterned-IGZO channel, where the surface of the channel was directly exposed to a photo-resist and resist-remover (such as acetone) during the channel patterning process.

## III. Results and Discussion

### 1. Electrical Properties with Various Device Structures

Figures 2(a) to (h) show the electrical transfer plots of the four types of devices mentioned previously. Figures 2(a), (c), (e), and (g) are the electrical transfer plots of A-, B-, C-, and D-type TFT after the fabrication of the devices, while Figs. 2(b), (d), (f), and (h) show the results from the post-annealing at  $200^\circ\text{C}$  for 1 hour in an  $\text{O}_2$  ambient, respectively. The highest mobility could be obtained by the A-type TFT, while the lowest was obtained by the D-type TFT. During the post-annealing process, there were no major changes in mobility in each type of TFT. Recently, Lim and others reported that the interface roughness between the IGZO channel and the gate insulator affected mobility [13]. On the other hand, there were dramatic decreases in SS: from 0.43 to 0.22 in the A-type TFT, from 1.29 to 0.29 in the B-type TFT, from 0.39 to 0.15 in the C-type TFT, and from 0.66 to 0.29 (V/decade) in the D-type TFT. Jeong and others reported that the SS value is closely related to the density of the trap states near the interface [14]. From this point of view, the post-annealing process could improve the near-interface character by reducing trap states. On the other hand, as shown in Figs. 2(a), (c), and (g), the large changes in the turn-on voltage and the hysteresis with an increasing drain voltage appeared in the  $\text{Si}_3\text{N}_4$  IDL devices rather than in the  $\text{Al}_2\text{O}_3$  IDL. The shift of  $V_{\text{on}}$  during the measurement may be





Fig. 2. DC transfer characteristic [ $\log(I_d)$ - $V_g$ ] and gate leakage current [ $\log(I_g)$ - $V_g$ ] curves of IGZO-TFTs, where (a), (c), (e), and (g) show the results of A-, B-, C-, and D-type TFT before annealing, while (b), (d), (f), and (h) show the results after annealing at 200°C for 1 hour in an O<sub>2</sub> ambient, respectively.

attributed to unstable bonding states in the interface between ILD and IGZO, while the clockwise hysteresis resulted from the charge-trapping [5].

Unlike the B-type TFT in Figs. 2(c) and (d), the turn-on voltages of the D-type TFT in Figs. 2(g) and (h) did not converge even after the post-annealing process. To make



**Fig. 3.** DC transfer characteristic [ $\log(I_d)-V_g$ ] and gate leakage current [ $\log(I_g)-V_g$ ] curves of the B-type TFT with post-heat-treated  $\text{Si}_3\text{N}_4$  IDL, where (a) and (b) show the DC transfer characteristic [ $\log(I_d)-V_g$ ] and gate leakage current [ $\log(I_g)-V_g$ ] curves, before annealing and after annealing, respectively, and (c) shows the output curves [ $I_d-V_d$ ] of (b).

matters worse, the  $V_{\text{on}}$  of Fig. 2(h) moved to the negative direction, while those of the other three types of devices went to 0 V. This behavior presumably means that  $\text{Si}_3\text{N}_4$  deposition on the patterned IGZO channel caused permanent damage to the interface, and the post-annealing process worsened it. Because the D-type TFT with the  $\text{Al}_2\text{O}_3$  IDL made no large differences in electrical properties after the annealing process

(not shown in this paper), it is related to the unique phenomenon of  $\text{Si}_3\text{N}_4$  IDL.

## 2. Annealing Effect of $\text{Si}_3\text{N}_4$ IDL

To estimate the interface states, various annealing tests on the  $\text{Si}_3\text{N}_4$  IDL in the B-type TFT were carried out. From the first test, the continual annealing at  $200^\circ\text{C}$  for 1 hour in an  $\text{O}_2$  ambient was processed right after the  $\text{Si}_3\text{N}_4$  deposition. The results are shown in Fig. 3, where Fig. 3(a) is related to the transfer characteristics of the B-type TFT after fabrication of the device, and Figs. 3(b) and (c) show the transfer and output curves after the post-annealing. Figure 3(c) indicates that they follow the classical MOSFET theory with a saturation region with no contact problems. Compared with Fig. 2(d), the B-type device with heat-treated  $\text{Si}_3\text{N}_4$  IDL in Fig. 3(b) showed a slightly high mobility and low SS. In Fig. 3(a), the shift of  $V_{\text{on}}$  with the increasing  $V_d$  disappeared, causing a large difference from Fig. 2(c). This means that the interface between the  $\text{Si}_3\text{N}_4$  IDL and the IGZO channel was remarkably improved.

One reason is the reduced unstable bond states such as Si-based broken bonds and hydrogen-based bonds. The behavior could be clearly evidenced by using a negative bias stress (NBS) test. Moreover, the negative shift under the NBS with time is related to hole-trapping, responding to the hole-trap sites at the interface and near the surface of the IGZO channel. Recently, Shin and others suggested that, under illumination, an enhanced negative shift during an NBS is closely related to the hole-trapping in the interface of the ZnO-TFT [15].

Figures 4(a) and (b) show the results from NBS tests on the same devices in Figs. 2(d) and 3(b), respectively, where the test conditions were  $V_g = -20$  V and  $V_d = 0.5$  V. The shift of threshold voltages in Figs. 4(a) and (b) were  $-2.77$  V and  $-0.58$  V, respectively. The B-type TFT with heat-treated  $\text{Si}_3\text{N}_4$  IDL was more stable than that with non-heat-treated  $\text{Si}_3\text{N}_4$  IDL, meaning that the defect sources are closely related to the hole-trapping behavior. In other words, in the B-type TFT in Fig. 2(d), the interface between  $\text{Si}_3\text{N}_4$  IDL and the IGZO channel had more Si-based dangling bonds and broken hydrogen bonds than that in Fig. 3(b) did.

## 3. Electrical Instability with Time

Except for the D-type TFT, various electrical stress tests on the other types of TFTs were carried out to evaluate which type of TFT is the most appropriate for a low-temperature IGZO-TFT structure below  $200^\circ\text{C}$ . Figure 5 shows the results from the constant bias stress (CBS) tests on the A-, B-, and C-types of TFTs mentioned previously, where the B-type TFT used a heat-treated  $\text{Si}_3\text{N}_4$  IDL as shown in Fig. 3(b). Among the three






Fig. 4. Shifts of the transfer plots during the NBS test on B-type TFTs, where (a) is related to Fig. 2(d), while (b) is related to Fig. 3(b). The test conditions were  $V_g = -20$  V and  $V_d = 0.5$  V.




Fig. 5. Results from the CBS tests on A-, B-, and C-type IGZO-TFTs, where the test conditions were  $V_g = 20$  V and  $V_d = 0$  V for the positive bias test, while those for the negative bias test were  $V_g = -20$  V and  $V_d = 0$  V.

types of TFTs, there was some difference in NBS ( $V_g = -20$  V) with time, namely, a 0.5 V to 0.6 V shift in the threshold voltage ( $V_{th}$ ) in the negative direction after 10,000 sec.

In a positive bias stress (PBS) ( $V_g = 20$  V), however, there




Fig. 6. Results from the CCS tests of  $I_d = 3$   $\mu$ A on A-, B-, and C-type IGZO-TFTs at room temperature and 60°C.

were large differences. The  $V_{th}$  of the C-type TFT showed a 0.54 V shift in the positive direction, while that of the A-type TFT was 0.22 V. It is more interesting that the transfer plot of the B-type TFT moved toward the negative direction even under a PBS test. It is likely due to charge-injection sources more than electron-trapping ones. Some charges may be generated from the imperfect interface between the IGZO surface and  $Si_3N_4$  IDL, while others could be related to  $H^+$  carriers from the  $Si_3N_4$  layer. However, the dominant mechanism will be elucidated by further systematic experiments.

Figure 6 shows the changes of threshold voltages under a constant current stress (CCS) of  $I_d = 3$   $\mu$ A. The A- and C-type TFTs showed similar results from the CCS with time at both room temperature and 60°C. The insertion of the  $Si_3N_4$  layer ( $t = 10$  nm) between the  $Al_2O_3$  IDL and  $Al_2O_3$  GI did not affect the electrical instability of the IGZO-TFTs. Note that the most stable TFT was the B-type under the CCS even at 60°C.

From the CBS and CCS, the small shift of  $V_{th}$  in B-type TFT was commonly related to compensation behavior between electron injection from the imperfect bonding character and electron-trapping. A properly controlled interface between  $Si_3N_4$  and IGZO could maintain the TFT stability.

#### IV. Conclusion

In this study, the effects of the interface between the IDL and IGZO channel on the electrical properties of IGZO-TFTs were investigated using four types of TFT structures and two types of IDLs ( $Al_2O_3$  and  $Si_3N_4$ ). The interface was affected by both the IDL process and post-annealing. After post-annealing at 200°C for 1 hour in an  $O_2$  ambient, the sub-threshold swing was greatly improved in most TFTs due to the reduced

interfacial trap sites. From NBS, the degradation sources in the TFT with Si<sub>3</sub>N<sub>4</sub> IDL are unstable bond states such as Si-based broken bonds and hydrogen-based bonds. During the CCS ( $I_d = 3 \mu\text{A}$ ), an IGZO-TFT with heat-treated Si<sub>3</sub>N<sub>4</sub> IDL showed good electrical stability, which responded to the compensation behavior of charge-injection and electron-trapping.

## References


- [1] H. Yabuta et al., "High-Mobility Thin-Film Transistor with Amorphous InGaZnO<sub>4</sub> Channel Fabricated by Room Temperature RF-Magnetron Sputtering," *Appl. Phys. Lett.*, vol. 89, no. 11, 2006, pp. 112123(1-3).
- [2] K. Nomura et al., "Room-Temperature Fabrication of Transparent Flexible Thin-Film Transistors Using Amorphous Oxide Semiconductors," *Nature*, vol. 432, no. 25, 2004, pp. 488-491.
- [3] H.N. Lee et al., "3.5 Inch QCIF + AM-OLED Panel Based on Oxide TFT Backplane," *Tech. Dig. SID*, California, USA, 2007, pp. 1826-1829.
- [4] T. Kamiya and M. Kawasaki, "ZnO-Based Semiconductors as Building Blocks for Active Devices," *MRS Bulletin*, vol. 33, 2008, pp. 1061-1066.
- [5] J.F. Wager, D.A. Keszler, and R.E. Presley, *Transparent Electronics*, New York: Springer, 2008.
- [6] S. Chang et al., "Efficient Suppression of Charge Trapping in ZnO-Based Transparent Thin Film Transistors with Novel Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> Structure," *Appl. Phys. Lett.*, vol. 92, 2008, pp. 192104(1-3).
- [7] J.S. Park et al., "Impact of High-k TiO<sub>x</sub> Dielectric on Device Performance of Indium-Gallium-Zinc Oxide Transistors," *Appl. Phys. Lett.*, vol. 94, 2009, pp. 042105(1-3).
- [8] A. Suresh et al., "Room Temperature Pulsed Laser Deposited Indium Gallium Zinc Oxide Channel Based Transparent Thin Film Transistors," *Appl. Phys. Lett.*, vol. 90, 2007, pp. 123512 (1-3).
- [9] J.M. Lee et al., "Low-Frequency Noise in Amorphous Indium-Gallium-Zinc-Oxide Thin-Film Transistors," *IEEE Electron Device Lett.*, vol. 30, 2009, pp. 505-507.
- [10] J.K. Jeong et al., "Origin of Threshold Voltage Instability in Indium-Gallium-Zinc Oxide Thin Film Transistors," *Appl. Phys. Lett.*, vol. 93, 2008, pp. 123508 (1-3).
- [11] W.S. Cheong et al., "Process Development of ITO Source/Drain for the Top-Gate Indium-Gallium-Zinc Oxide Transparent Thin-Film Transistor," *Thin Solid Films*, vol. 517, 2009, pp. 4094-4099.
- [12] W.S. Cheong et al., "Optimization of an Amorphous In-Ga-Zn-Oxide Semiconductor for a Top-Gate Transparent Thin Film Transistor," *J. Korean Phys. Soc.*, vol. 54, no. 5, 2009, pp. 1879-1884.
- [13] W. Lim et al., "Interface Dependent Electrical Properties of Amorphous InGaZnO<sub>4</sub> TFTs," *J. Vac. Sci. Technol. B*, vol. 27, 2009, pp. 126-129.
- [14] J.K. Jeong et al., "High Performance Thin Film Transistors with Cosputtered Amorphous Indium Gallium Zinc Oxide Channel," *Appl. Phys. Lett.*, vol. 91, 2007, pp. 113505 (1-3).
- [15] J.H. Shin et al., "Light Effects on the Bias Stability of Transparent ZnO Thin Film Transistors," *ETRI Journal*, vol. 31, no. 1, 2009, pp. 62-64.



**Woo-Seok Cheong** received the BS degree from Yonsei University, Seoul, Korea, in 1992, and the MS and PhD degrees from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1994 and 1998, respectively. During his doctoral course, his research focused on charge-related deposition phenomenon in chemical vapor deposition (CVD) and selective epitaxial growth (SEG). From 1998 to 2001, he was with Hyundai Electronics Inc. (Now, Hynix Semiconductor Inc.), Ichon, Korea, where he was engaged in SEG process development of 0.12 and 0.10 m DRAM technologies. In 2002, he joined Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea. His major interests are fabrication of nano-sized electronic devices, tunneling magnetoresistance (TMR) sensors in hybrid magnetic recording system, carbon nanotubes, transparent conductive oxides, ionized physical vapor deposition equipment, new oxides semiconductors, flexible transistors, and highly stable oxide thin-film transistors. Currently, he is preparing the realization of transparent displays for car-navigation.



**Jeong-Min Lee** received the BS, MS, and PhD degrees from Kyungpook National University, Daegu, Korea, in 1999, 2001, and 2009, respectively, all in electronic engineering. Currently, He works at Samsung Electronics Co., Ltd. His research interests include MEMS technology, micro-sensor technology, thin film transistors, silicon VLSI technology, and device characterization.




**Jong-Ho Lee (SM'01)** received the BS degree from Kyungpook National University, Daegu, Korea, in 1987, and the MS and PhD degrees from Seoul National University, Seoul, Korea, in 1989 and 1993, respectively, all in electronic engineering. In 1993, he worked on advanced BiCMOS process development at ISRC, Seoul National University as an engineer. In 1994, he was with the School of Electrical Engineering, Wonkwang University, Iksan, Jeonbuk, Korea. From 1994 to 1998, he was with ETRI as an invited member of technical staff, where he worked on deep submicron SOI devices, device isolation, 1/f noise, and device mismatch characterization. From

August 1998 to July 1999, he was with Massachusetts Institute of Technology, Cambridge, as a Post-Doctor, where he was engaged in the research on sub-100 nm double-gate CMOS devices. In 2002, he moved to Kyungpook National University, Daegu, Korea, as a professor of the School of Electrical Engineering and Computer Science. Since September 2009, he has been a professor in the School of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea. He has authored or coauthored more than 100 papers published in refereed journals and over 200 conference papers related to his research and has been granted 65 patents in this area. His research interests include sub-100 nm device technologies, non-volatile memory devices, device characterization and DC/RF device modeling, thin film transistors, and integrated Microsystems including various sensors. In 2006, he was a recipient of the "This Month's Scientist Award" for his contribution in the development of practical high-density/high-performance 3-dimensional nano-scale CMOS devices.



**Sang-Hee Ko Park** received the BS and MS degrees in chemistry education from Seoul National University, Seoul, Korea, in 1987 and 1989, respectively, and the PhD degree in chemistry from the University of Pittsburgh in 1997. Her dissertation work included the mechanism of synthesis of organometallic compounds. After graduation, she joined the Electronics and Telecommunications Research Institute, Korea, in 1998, where she worked on the fabrication of electroluminescent display and phosphor using ALD. She has been working with passivation of organic light emitting diodes and material development for the flat panel display.



**Sung Min Yoon** received the BS in inorganic material engineering from Seoul National University, Seoul, Korea, in 1995, and the MS and PhD degrees in applied electronics from Tokyo Institute of Technology (TIT), Tokyo, Japan, 1997 and 2000, respectively. His PhD work focused on the fabrication of an adaptive-learning neuron-chip using a ferroelectric memory device. His research interests include the characterization of next-generation nonvolatile memories, device physics and process technologies for functional electronic devices, as well as oxide electronics. He was awarded the Best Presentation Award at the E-MRS Spring Meeting in 2008. He was granted fellowships by the Marubun Research Promotion Foundation in 2000 and Japan Society for the Promotion of Science (JSPS) Invitation Fellowship Program in 2009.



**Chun-Won Byun** received the BS and the MS degrees in electrical and computer engineering from Hanyang University, Seoul, Korea, in 2002 and 2007, respectively. In 2007, he joined the Transparent Display Team, Electronics and Telecommunications Research Institute, Daejeon, Korea. His research interests include transparent electronics and driving methods as well as circuits for flat panel displays.




**Shinhyuk Yang** received the ME degree in electronics engineering from Dankook University in 2008. He joined Electronics and Telecommunications Research Institute in 2007. He has been focusing on research and development of stability characteristics of oxide TFTs and flexible devices composed of oxide/organic materials. He is now a candidate for the PhD with Kyung Hee University.



**Sung Mook Chung** received the BS, MS, and PhD degrees in materials science and engineering from Kyonggi University, Suwon, Korea, in 1998, 2000, and 2003, respectively. From 2003 to 2004, he was a researcher with the Korean Agency for Technology and Standards. He joined ETRI in 2004, and his current research interests include transparent oxide electronics, oxide TFTs, oxide phosphor, flexible display, and their applications.



**Kyoung Ik Cho** received the BS degree in materials science from Ulsan Institute of Technology in 1979, and the MS and PhD degrees in material science and engineering from Korea Advanced Institute of Science and Technology, in 1981 and 1991, respectively. He joined the Electronics and Telecommunications Research Institute (ETRI) in 1981. He has been working on the development of advanced display devices, and new electronic devices and materials. His current research interests include oxide TFTs, transparent display, and flexible electronic devices.



**Chi-Sun Hwang** received the BS degree from Seoul National University in 1991 and the PhD degrees from Korea Advanced Institute of Science and Technology in 1996, both in physics. From 1996 to 2000, he worked to make DRAM devices with 0.18  $\mu\text{m}$  technology at Hyundai Semiconductor Inc. Since he joined ETRI in 2000, he has been involved in flat panel display research, such as active-controlled field emission display, OLED, and transparent display with oxide thin-film transistors.