JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Rail-to-Rail Input 12b 2 MS/s 0.18 μm CMOS Cyclic ADC for Touch Screen Applications

  • Choi, Hee-Cheol (Dept. of Electronic Engineering, Sogang University) ;
  • Ahn, Gil-Cho (Dept. of Electronic Engineering, Sogang University) ;
  • Choi, Joong-Ho (Dept. of Electrical and Computer Engineering, University of Seoul) ;
  • Lee, Seung-Hoon (Dept. of Electronic Engineering, Sogang University)
  • Published : 2009.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

A 12b 2 MS/s cyclic ADC processing 3.3 Vpp single-ended rail-to-rail input signals is presented. The proposed ADC demonstrates an offset voltage less than 1 mV without well-known calibration and trimming techniques although power supplies are directly employed as voltage references. The SHA-free input sampling scheme and the two-stage switched op-amp discussed in this work reduce power dissipation, while the comparators based on capacitor-divided voltage references show a matched full-scale performance between two flash sub ADCs. The prototype ADC in a $0.18{\mu}m$ 1P6M CMOS demonstrates the effective number of bits of 11.48 for a 100 kHz full-scale input at 2 MS/s. The ADC with an active die area of $0.12\;mm^2$ consumes 3.6 m W at 2 MS/s and 3.3 V (analog)/1.8 V (digital).

Keywords

References

  1. Y. Yang, T. Sculley, and J. Abraham, "A single die 124dB stereo audio delta sigma ADC with 111dB THD," in Proc. European Solid-State Circuits Conf., Sept. 2007, pp. 252-255
  2. N. Verma and A. P. Chandrakasan, "An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes," IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1196-1205, June 2007 https://doi.org/10.1109/JSSC.2007.897157
  3. P. G. Blanken and S.E.J. Menten, "A 10$\mu$V-Offset 8kHz Bandwidth $4^{th}$-Order Chopped $\Sigma\Delta$ A/D Converter for Battery Management," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 314-315
  4. M. Furuta, S. Kawahito, T. Inoue, Y. Nishikawa, "A cyclic A/D converter with pixel noise and column-wise offset cancellation for CMOS image sensors", in Proc. European Solid-State Circuits Conf., Sept. 2005, pp. 411-414
  5. Y. J. Kim, H. C. Choi, P. S. Yoo, D. S. Lee, J. H. Choi, and S. H. Lee, "A Low Offset Rail-to-Rail 12b 2MS/s 0.18um CMOS Cyclic ADC", IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Dec. 2008, pp. 17-20
  6. H. C. Choi, S. B. You, H. Y. Lee, H. J. Park, and J. W. Kim, "A calibration-free 3V 16b 500kS/s 6mW 0.5mm2 ADC with 0.13um CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, June 2004, pp. 76-77
  7. Y. J. Cho and S. H. Lee, "An 11b 70 MHz 1.2 mm2 49 mW 0.18 um CMOS ADC with On-Chip Current/Voltage References," IEEE Trans. Circuits Syst. I, vol. 52, no. 10, pp.1989-1995, Oct. 2005 https://doi.org/10.1109/TCSI.2005.853251
  8. S. C. Lee, K. D. Kim, J. K. Kwon, J. D. Kim, and S. H. Lee, "A 10bit 400MS/s 160mW 0.13um CMOS Dual-Channel Pipeline ADC Without Channel Mismatch Calibration," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1596-1605, July 2006 https://doi.org/10.1109/JSSC.2006.873862
  9. B. Ahuja, "An Improved Frequency Compensation Technique for CMOS Operational Amplifiers," IEEE J. Solid-State Circuits, vol. 18, no. 6, pp. 629-633, Dec. 1983 https://doi.org/10.1109/JSSC.1983.1052012
  10. [H. C. Kim, D. K. Jeong, and W. C. Kim, "A 30mW 8b 200MS/s Pipelined CMOS ADC Using a Switched-Opamp Technique," in ISSCC Dig. Tech. Papers, Feb. 2005, pp. 284-285
  11. H. C. Choi, Y. J. Kim, G. C. Ahn, and S. H. Lee, "A 1.2-V 12-b 120-MS/s SHA-free dual-channel Nyquist ADC based on midcode calibration," IEEE Trans. on Circuits Syst. I, vol. 56, no.5, pp. 894-901, May. 2009 https://doi.org/10.1109/TCSI.2009.2015200

Cited by

  1. A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface vol.46, pp.3, 2011, https://doi.org/10.1109/JSSC.2010.2102590
  2. A 10-b 500 MS/s CMOS Folding A/D Converter with a Hybrid Calibration and a Novel Digital Error Correction Logic vol.12, pp.1, 2012, https://doi.org/10.5573/JSTS.2012.12.1.1