참고문헌
- Andrieu, C., Freitas, N. D., Doucet, A., and Jordan, M. I.; "An introduction to MCMC for machine learning," Machine Learning, 50 : 5-43, 2003 https://doi.org/10.1023/A:1020281327116
- Bae, S. J., Hwang, J. Y., and Kuo, Way.; "Yield prediction via spatial modeling of clustered defect counts across a wafer map," IIE Transactions, 39 : 1073-1083, 2007 https://doi.org/10.1080/07408170701275335
- Congdon, P.; Bayesian Models for Categorical Data, Wiley, Chichester, 2005
- Cunningham, J. A.; "The use of evaluation of yield models in integrated circuit manufacturing," IEEE Transactions on Semiconductor Engineering, 3(2) : 60-71, 1990 https://doi.org/10.1109/66.53188
- Geman, S. and Geman, D.; "Stochastic relaxation, Gibbs distributions and the Bayesian restoration of images," IEEE Transactions on Pattern Analysis and Machine Intelligence, 6(6) : 721-741, 1984 https://doi.org/10.1109/TPAMI.1984.4767596
- Ghosh, S. K., Mukhopadhyay, and P., Lu, J. C.; "Bayesian analysis of zero-inflated regression models," Journal of Statistical Planning and Inference, 136 : 1360-1375, 2006 https://doi.org/10.1016/j.jspi.2004.10.008
- Gilks, W. and Wild, P.; "Adaptive rejection sampling for Gibbs sampling," Applied Statistics, 41 : 337-348, 1992 https://doi.org/10.2307/2347565
- Ha, C.; "Effective construction method of defect size distribution using AOI data: application for semiconductor and LCD manufacturing," IE Interfaces, 21(2) : 151-160, 2008
- Hastings, W. K.; "Monte Carlo sampling methods using Markov chains and their application," Biometrika, 57 : 97-109, 1970 https://doi.org/10.1093/biomet/57.1.97
- ICE; Yield and Yield Management, Chapter 3 in Cost Effective IC Manufacturing 1998-1999, Integrated Circuit Engineering Corporation, 1997
- Milor, L. S.; "Yield modeling based on in-line scanner defect sizing and a circuit's critical area," IEEE Transactions on Semiconductor Manufacturing, 12(1) : 26-35, 1999 https://doi.org/10.1109/66.744517
- Koren, I. and Koren, Z.; "Defect tolerance in VLSI circuits: Techniques and yield analysis," Proceedings of the IEEE, 86(9) : 1819-1837, 1998 https://doi.org/10.1109/5.705525
- Kuo Way, Chien, W. K., and Kim, T.; Reliability, Yield, and Stress Burn-in : An Unified Approach for Microelectronics Systems Manufacturing and Software Development, Norwell, Kluwer Academic Publishers, 1998
- Spiegelhalter, D. J., Thomas, A., Best, N. G., and Lunn, D.; WinBUGS Version 1.4 Users Manual, MRC Biostatistics Unit, Cambridge, URL http://www.mrc-bsu.cam.ac.uk/bugs/. 2003
- Stapper, C. H.; "Modeling of defects in integrated circuit photolithographic patterns," IBM Journal of Research and Development, 28(4) : 461-475, 1984 https://doi.org/10.1147/rd.284.0461
- Stapper, C. H.; "Improved yield models for fault-tolerant memory chips," IEEE Transactions on Computers, 42(7) : 872-881, 1993 https://doi.org/10.1109/12.237727
- Sturtz, S., Ligges, U., and Gelman, A.; "R2WinBUGS : a package for running WinBUGS from R," Journal of Statistical Software, 12(3) : 1-17, 2005 https://doi.org/10.1.1.150.902