References
- B. Sprunt, “Basics of Performance-Monitoring Hardware,” IEEE Micro, vol.22, Issue 4, pp.64-71, July-August, 2002 https://doi.org/10.1109/MM.2002.1028477
- G. Contreras and M. Martonosi, "Power Prediction for Intel XScale Processors Using Performance Monitoring Unit Events," Proc. int'l Symp. Low Power Electronics and Design (ISLPED'05), Aug. 2005 https://doi.org/10.1145/1077603.1077657
- K. Rajamani et al., “Application-Aware Power Management,” Proc. Int'l Symp. Workload Cha-racterization (IISWC '06), Oct. 2006 https://doi.org/10.1109/IISWC.2006.302728
- Q. Wu et al., “Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance,” Proc. Int'l Symp. Microarchitecture (MICRO '05), Nov. 2005 https://doi.org/10.1109/MICRO.2005.7
- C. Isci and M. Martonosi, “Phase Characterization for Power: Evaluating Control-Flow-Based and Event-Counter-Based Techniques,” Proc. Int'l Symp. High-Performance Computer Architecture (HPCA '06), Feb. 2006 https://doi.org/10.1109/HPCA.2006.1598119
- C. Isci, G. Contreras, and M. Martonosi, “Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management,” Proc. Int'l Symp. Microarchitecture (MICRO '06), Dec. 2006 https://doi.org/10.1109/MICRO.2006.30
-
3rd Generation Intel XScale
${\circledR}$ Microarchitecture Developer's Manual, Intel, 2007 - Monahans P Processor System and Timer Confi-guration Developers Manual, Marvell, 2006
- M. Guthaus et al., “MiBench: A Free, Commercially Representative Embedded Benchmark Suite,” Proc. Annual Workshop on Workload Characterization, Dec. 2001 https://doi.org/10.1109/WWC.2001.15
- MiBench Version 1.0, http://www.eecs.umich.edu/mibench/
- Standard Performance Evaluation Corportation (SPEC), http://spec.org/
- H. Sasaki, Y. Ikeda, M. Kondo and H. Nakamura, “An Intra-Task DVFS Technique based on Sta-tistical Analysis of Hardware Events” Proc. Int'l Conf. Computing Frontiers, May 2007 https://doi.org/10.1145/1242531.1242551
- S. Lee, H. Lee and P. Yew, “Runtime Perfomance Projection Model for Dynamic Power Manage-ment,” Proc. Asaia-Pacfic Computer Systems Architecture Conference (ACSAC '07), pp.186-l97, Aug. 2007
- B. Lee and D. Brooks, “Accurate and Efficient Regression Modeling for Microarchitectural Perfor-mance and Power Prediction," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS '06), Oct, 2006 https://doi.org/10.1145/1168857.1168881
- B. Lee. and David M. Brooks, "Spatial Sampling and Regression," IEEE Micro, vol.7, Issue 3, pp.74-93, May-June 2007 https://doi.org/10.1109/MM.2007.61
- W. Mathur and J. Cook, “Improved Estimation for Software Multiplexing of Performance Counters,” Proceedings of the 13th IEEE International Sympo-sium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005 https://doi.org/10.1109/MASCOTS.2005.34
- R Project for Statistical Computing, http://www.r-project.org/
- MICROVISION, http://mvtool.co.kr
- G. Fursin et al., "MiDataSets: Creating The Con-ditions For A More Realistic Evaluation of Ite-rative Optimization," Proc. Int'l Conf. High Perfor-mance Embedded Architectures & Compilers (HiPEAC '07), Jan. 2007
- MiDataSets for MiBench, http://midatasets.source-forge.net/
- National Instruments LabVIEW, http://www.ni.com/labview