Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지

Fabrication of wrap-around gate nanostructures from electrochemical deposition

전기화학적 도금을 이용한 wrap-around 게이트 나노구조의 제작

  • 안재현 (고려대학교 전자전기공학과) ;
  • 홍수헌 (고려대학교 전자전기공학과) ;
  • 강명길 (고려대학교 전자전기공학과) ;
  • 황성우 (고려대학교 전자전기공학과)
  • Published : 2009.06.30
Download PDF
⟨ Previous Next ⟩

Abstract

To overcome short channel effects, wrap-around field effect transistors have drawn a great deal of attention for their superior electrostatic coupling between the channel and the surrounding gate electrode. In this paper, we introduce a bottom-up technique to fabricate a wrap-around field effect transistor using silicon nanowires as the conduction channel. Device fabrication was consisted mainly of electron-beam lithography, dielectrophoresis to accurately align the nanowires, and the formation of gate electrode using electrochemical deposition. The electrolyte for electrochemical deposition was made up of non-toxic organic-based solution and liquid nitrogen was used as a method of maintaining the shape of polymethyl methacrylate(PMMA) during the process of electrochemical deposition. Patterned PMMA can be used as a nano-template to produce wrap-around gate nano-structures.

Wrap-around 전계효과 트랜지스터는 채널과 전극간의 커플링을 매우 커서 채널길이가 짧아지면서 생기는 단채널효과(short channel effect)를 개선시킬 수 있는 이유로 많은 관심을 불러왔다. 본 논문에서는 실리콘 나노와이어를 이용하여 상향식의 wrap-around 전계효과 트랜지스터(FET)의 제작 공정을 소개한다. 소자의 제작 공정은 크게 전자빔 리소그래피, 유전영동(dielectrophoresis)을 이용한 나노와이어의 효과적 정렬 그리고 게이트 전극의 전기 화학적 도금(electrochemical deposition)을 이용한 생성 등의 방법들로 이루어진다. 전기 화학적 도금을 위한 용액은 독성을 띄지 않는 유기물 용액을 사용하였다. 액체 질소를 이용하여 polymethyl methacrylate(PMMA)가 전기화학적 도금시 형태를 잃지 않게 함으로써, 패터닝된 PMMA가 wrap-around 게이트 나노구조를 제작하기 위한 나노 템플릿으로 사용될 수 있도록 하였다.

Keywords

References

  1. Y. Cui, X. Duan, J. Hu, C. M. Lieber, "Doping and Electrical Transport in Silicon Nanowires," J. Phys. Dhem. B Vol. 104, Num. 22, pp. 5213-5216, Jun. 2000 https://doi.org/10.1021/jp0009305
  2. J. Y. Yu, S. W. Chung, J. R. Heath, "Silicon Nanowires: Preparation, Device Fabrication, and Transport Properties," J. Phys. Chem. B, Vol. 104, pp. 11864-11870, 2000 https://doi.org/10.1021/jp002595q
  3. Y. Cui, C. M. Lieber, "Nanoscale Electronic Devices Assembled Using Silicon Nanowire Building Blocks," Science, Vol. 291, pp. 851-853 Feb. 2001 https://doi.org/10.1126/science.291.5505.851
  4. Y. Cui, Z. Zhong, D. Wang, W. U. Wang, C. M. Lieber, "High Performance Silicon Nanowire Field Effect Transistors," Nano Lett. Vol.3, pp. 149-152, Jan. 2003 https://doi.org/10.1021/nl025875l
  5. Y. Cui, L. Lauhon, Gudiksen J, Wang M. S., C. M. Lieber, "Diameter-controlled synthesis of single-crystal silicon nanowires," Appl. phys. Lett., Vol. 78, Number 15, pp. 2214-2216, Apr. 2001 https://doi.org/10.1063/1.1363692
  6. Agrawal B., De. V. K., Meindl J. D., "Device parameter optimization for reduced short channel effects inretrograde doping MOSFET's," IEEE Transactions on electron devices, Vol. 43, Issue 2, pp. 365-368, Feb 1996 https://doi.org/10.1109/16.481743
  7. Effendi Leobandung, Jian Gu, Lingjie Guo, and Stephen Y. Chou, "Wire-channel and wrap-around gate metal-oxide-semiconductor field-effect transistors with a significant reduction of short channel effects," J. Vac. Sci. Technol. B, Vol. 15, Issue 6, pp. 2791-2794, Nov. 1997 https://doi.org/10.1116/1.589729
  8. Balestra F., Cristoloveanu S., Benachir M., Brini J., Elewa T., "Double-Gate Silicon-on-Insulator Transistor with Volume Inversion: A New Device with Greatly Enhance Performance," IEEE electron device letters, Vol 8, Number 9, pp. 410-412, Sep. 1987 https://doi.org/10.1109/EDL.1987.26677
  9. Doyle B. S., Datta S., Doczy M., Hareland S., Jin B., Kavalieros J., Linton T., Murthy A., Rios R., Chau., R., "High Performance Fully-Depleted Tri-Gate CMOS Transistors," IEEE electron device letters, Vol. 24, Number 4., pp. 263-265 , Apr. 2003 https://doi.org/10.1109/LED.2003.810888
  10. M. Bescond K. Nehari, J. L. Autruan, N. Cavassilas, D. Munteanu, and M. Lannoo, "3D quantum-modeling and simulation of multi-gate nano MOSFETs," in Prco, IEDM Tech. Dig, pp. 617-620, Dec. 2004
  11. D. Munteanu, "3D Quantum Numerical Simulation of Single-Event Transients in Multiple-Gate Nanowire MOSFETs," Nuclear Science, Vol. 54, No. 4, pp. 994-1001, Aug. 2007 https://doi.org/10.1109/TNS.2007.892284
  12. Umeno A., Hirakawa K., "Fabrication of atomic-scale gold junctions by electrochemical plating using a common medical liquid", Appl. Phys. Lett., Vol.86, 143103, Mar. 2005 https://doi.org/10.1063/1.1897444
  13. S. H. Hong, M. G. Kang, H. Y. Cha, M. H. Son, J. S. Hwang, H. J. Lee, S. H. Sull, S. W. Hwang, D. Whang, and D. Ahn, "Fabrication of one-dimensional devices by a combination of AC dielectrophoresis and electrochemical deposition", Nanotechnology, Vol. 13, pp. 105305, Feb. 2008