참고문헌
- H. E. Lee, et all, "Packaging Industry Trend and Suggestion", IITA, IT Component Monitoring Report, 08-20 (2008) (in Korean)
- D. G. Kim, J. W. Kim, S. S. Ha, J. P. Jung, Y. E. Shin, J. H. Moon, S. B. Jung, "Fabrication of Through-hole Interconnect in Si Wafer for 3D Package", Journal of KWS, 24-2 (2006), 172-178 (in Korean)
- J. M. Kim, J. P. Jung, S. H. Kim, J. H. Park, "Packaging Technology in Electronics and 3-dimensional Stacking Packaging", Journal of KWS, 23-2 (2005), 129-137 (in Korean)
- Y. E. Shin, J. M. Kim, Y. T. Kim, J. S. Kim, "High ensity Stacking Process and Reliability of Electronic Packaging", Journal of KWS, 24-2 (2006), 118-124 (in Korean)
- S. H. Hong, K. S. Kim, N. Zhou, J. P. Jung, "3 Dimensional Packaging Technology Using Via", Journal of KWS, 24-2 (2006), 137-141 (in Korean)
- W. S. Hong, C. M. Oh, N. C. Park, B. S. Song, S, B. Jung, 'Reliability Assessment for Electronic Assemblies with Electrical and Electrochemical Properties Measurement, Journal of KWS, 25-2 (2007), 118-125 (in Korean)
- S. Y. Choi, "Reliability Test Method and Technical Trend of Electronic Package", Journal of KSME, 48-5 (2008), 34-38 (in Korean)
- B. Pfahi, "Packaging Road map : The impact of miniaturization", iNEMI Technology Forum (2007)
- Reichl, Fraunhofer IZM, Berlin Germany, www.izm.fraunhofer.de
- Amkor Technology, "3D & Stacked Die Packaging", Technology Solution, TS 104D (2009), www.amkor.com
- Waytronx, Inc., "Waytronx 3C for 3D Packaging Roadmap", White Paper (2007), www.waytronx.com
- Steven Koester, "Ultra Thin Wafer Processing Solutions", Semiconductor International Webcast, June 20 (2007)
- Michael Kanellos, "Processor, Memory May Marry in Future Computer", CNET News.com, Sept. 28 (2006)
- Samsung Electronics Co., Ltd., press release, "Samsung Electronics Develops New, Highly Efficient Stacking Process for DRAM", April 22 (2007)
- S. W. Seo, G. S. Kim, "The Film Properties and Deposition Process of TSV Inside for 3D Interconnection", J. Microelectronics & Packaging Soc., 15-3(2008), 47-52
- Sony Co., Sony Semiconductor, 'Quality and Reliability Hanbook', 1st ed., Kanagawa Jpn. (2000)
- M. Ohring, 'Reliability and Failure of Electronic Materials and Devices', Academic Press, San Diego, 17-36 (1998)
- P. L. Martin, "Electronic Failure Analysis Handbook", McGRAW-HILL, New York (1999)
- A. Dasgupta, M. Pecht, "Material Failure Mechanisms and Damage Models", IEEE Trans. Reliability, 40-5 (1991), 531-536 https://doi.org/10.1109/24.106769
- J. W. Evans et al., "Reliability Assessment for Development of Microtechnologies", Microsystem Technologies 3 (1997), 145-154
- W. S. Hong, N. C. Park, C. M. Oh, "Accelerated Thermo-Mechanical Fatigue Life of Pb-free Solder Joints for PZT Ceramic Resonator", Kor. J. Mater. Res., 19-6 (2009) https://doi.org/10.3740/MRSK.2009.19.6.337
- W. Nelson, "Accelerated Testing", John Wiley & Sons (1990)
- W. S. Hong, W. S. Kim, N. C. Park and K. B. Kim, "Reliability Assessment for Electronic Assemblies with Electrical and Electrochemical Properties Measurement", Journal of KWS, 25-2 (2007), 184 (in Korean)
- JEDEC Standard, Application Specific Qualification Using Knowledge Based Test Methodology, JESD94.01, USA (2007)
- Alan Liu, "Mechanics and Mechanisms of Fracture", ASM International, Ohio (2005), 105-110
피인용 문헌
- Failure Mechanism of Bendable Embedded Electronic Module Under Various Environment Conditions vol.31, pp.5, 2013, https://doi.org/10.5781/KWJS.2013.31.5.59