참고문헌
- H. Zhong, and T. Zhang, 'Block-LDPC: a practical LDPC coding system design approach,' IEEE Trans. On Circuits and Systems--I:Regular Papers, vol. 52, no. 4, pp. 766-775, Apr.2005 https://doi.org/10.1109/TCSI.2005.844113
- IEEE 802.11nTM/D3.00, 'Draft Amendment to STANDARD information Technology Part 11:Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications,' IEEE802.11 document
- IEEE Std 802.16eTM-2005, 'IEEE Standard for Local and metropolitan area networks Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems,'
- S. Y. Chung, G. D. Forney, T. J. Richardson, and R. Urbanke, 'On the design of low-density parity-check codes within 0.0045 dB of Shannon limit,' IEEE Communications Letters, vol. 5, pp.58-60, Feb. 2001 https://doi.org/10.1109/4234.905935
- T. J. Richardson, and R. Urbanke, 'Efficient encoding of low-density parity-check codes,' IEEE Trans. Information Theory, vol. 47, pp.638-656, Feb. 2001 https://doi.org/10.1109/18.910579
- D. U. Lee, W.Luk, C.Wang, and C. Jones, 'A flexible hardware encoder for low-density parity-check codes,' Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, vol.52, no. 4, pp. 766-775, Apr. 2005
- 김정기, 발라카난, 이문호, 'Wibro 시스템을 위한 고속 LDPC 인코더 설계,'대한전자공학회 논문지 제 45 권 TC 편 제 7호, pp. 1-8, Jul. 2008
- M. Yang, W. E. Ryan, and Y. Li, 'Design of efficiently encodable moderate-length high-rate irregular LDPC codes,' IEEE Trans. On Communications, vol. 52, no. 4, pp. 564-571, Apr.2004 https://doi.org/10.1109/TCOMM.2004.826367
- Y. Sun, M.Karkooti, and J. R. Cavallaro, 'High throughput, parallel, scalable LDPC encoder/decoder architecture for OFDM systems,' EEE Dallas/CAS Workshop on Design, Applications, Integration and Software, pp. 39-42, Oct. 2006
- 이찬호, 박재근, '하드웨어 구현에 적합한 효율적인 LDPC 코덱의 설계,' 대한전자공학회 논문지 제 43 권 SD 편 제 7호, pp. 50-57, Jul. 2006
- M. P. C. Fossorier, 'Quasi-cyclic low density parity check codes from circulant permutation matrices,' IEEE Trans. Information Theory, vol.50, pp. 1788-1794, Aug. 2004 https://doi.org/10.1109/TIT.2004.831841
- Y. Dai, N. Chen, and Z. Yan, 'Memory-Efficient Decoder Architecture for Quasi-Cyclic LDPC Codes,' IEEE Trans. Circuits and Systems--I:Regular Papers, vol. 55, no. 9, pp. 2898-2911,Oct. 2008 https://doi.org/10.1109/TCSI.2008.922024