JPE 9-3-6

Adaline-Based Control of Capacitor Supported DVR for Distribution System

Bhim Singh*, P. Jayaprakash†, and D. P. Kothari**

[†]Centre for Energy Studies, Indian Institute of Technology, Delhi, Hauz-Khas, India. ^{*}Department of Electrical Engineering, Indian Institute of Technology, Delhi, Hauz-Khas, India ^{**}Vellore Institute of Technology, Vellore, Tamil Nadu, India

ABSTRACT

In this paper, a new control algorithm for the dynamic voltage restorer (DVR) is proposed to regulate the load terminal voltage during various power quality problems that include sag, swell, harmonics and unbalance in the voltage at the point of common coupling (PCC). The proposed control strategy is an Adaline (Adaptive linear element) Artificial Neural Network (ANN) and is used to control a capacitor supported DVR for power quality improvement. A capacitor supported DVR does not need any active power during steady state because the voltage injected is in quadrature with the feeder current. The control of the DVR is implemented through derived reference load terminal voltages. The proposed control strategy is validated through extensive simulation studies using the MATLAB software with its Simulink and SimPower System (SPS) toolboxes. The DVR is found suitable to support its dc bus voltage through the control under various disturbances.

Keywords: Power quality, Custom power devices, Dynamic voltage restorer, Artificial neural network

1. Introduction

Power quality issues in the distribution system are widely addressed in the literature [1-6] due to the sensitive and critical loads such as precise manufacturing process, automation etc. A new group of devices like distribution static compensator (DSTATCOM), dynamic voltage restorer (DVR) and unified power quality conditioner

(UPQC) are developed and used for improving power quality in the distribution system under the generic name of custom power devices^[2]. The shunt connected DSTATCOM is used for improving the power quality of the supply current and the series connected DVR is used for improving the power quality of the load terminal voltage. The UPQC is meant for improving power quality of both current and voltage. Power quality problems include voltage sags, swells, transients and other distortions to the sinusoidal supply voltage waveform and these problems are compensated using the DVR ^[1]. Some attempts have been made to develop protection and technologies of DVR ^[7-8]. There are number of custom power devices installed at the consumer premises to

Manuscript received Oct. 06, 2009; revised Jan. 22, 2009 †Corresponding Author: jayaprakashpee@gmail.com
Tel: +91-2659-1045, Fax: +91-2658-1606, IITD Centre for Energy Studies, IITD, New Delhi, India.

^{**}Dept. of Electrical Engineering, IITD, New Delhi, India **Vellore Institute of Technology, Vellore, Tamil Nadu, India

protect the sensitive loads as per the standards such as IEEE-519 [9].

A DVR is connected between the supply and sensitive load, so that it can inject the compensating voltage into the distribution line. Therefore, the DVR can provide an effective solution for compensating voltage sag, swell, harmonics and unbalance in supply voltage. There are several methods like pre-sag compensation, in-phase compensation phase-advanced method compensation [10-20]. A capacitor supported DVR does not need active power during steady state because the voltage is injected in quadrature with the feeder current [20]. However, its disadvantage is that the restored voltage may not be in-phase with the voltage before the power quality event. In order to achieve the pre-sag/pre-swell voltage, the DVR should inject or absorb active power to the distribution system. However, capacitor supported DVR is used when the phase jump, caused by the quadrature voltage injection, is affordable.

One of the most important issues is voltage sag. It is a sudden reduction in the voltage for short duration usually caused by faults on transmission and distribution systems. Similarly, the sudden increase in voltage for a short duration is called voltage swell. The harmonics in voltage and unbalance in voltage are also among power quality issues. The DVR can provide an effective solution for all these power quality problems. The DVR is proposed as an important controller in the custom power park^[21]. Some topologies of the DVR are compared in [22]. The analysis, design and voltage injection schemes of capacitor supported DVR is discussed in the literature [2, 20] and the different control strategies are developed for the control of DVR^[12-26]. The instantaneous reactive power theory (IRPT)^[4], synchronous reference frame theory (SRFT)^[6, 22], sliding mode controller^[10], space vector modulation [15], symmetrical components [20] etc., based control techniques for series compensator are reported in the literature.

The SRFT based algorithm reported in [22] is advantageous because calculations are performed in the rotating reference frame. But, the computation involves conversion from stationary frame to rotating frame and then the reference signals from rotating frame to stationary frame. The IRPT algorithm [4] for the reference signal

generation involves the conversion from three-phase to two-phase and vice versa. In this paper, a new control algorithm is developed based on unit templates ^[27] and Adaline based neural network. ^[28] It is for the control of capacitor supported DVR for compensation of voltage sag, swell, harmonics and unbalance in supply voltage. The extensive simulations are performed using MATLAB software with its Simulink and SimPower System (SPS) tool boxes for verifying the proposed control algorithm of DVR.

2. Principle of Operation of DVR

The schematic diagram of a capacitor supported DVR is shown in Fig. 1. Three voltage sources (v_{sa} , v_{sb} , v_{sc}) represent the 3-phase supply system and the series source impedance are shown as Z_a (L_a , R_a), Z_b (L_b , R_b) and Z_c (L_c , R_c). The terminal voltages (v_{ta} , v_{tb} , v_{tc}) have power quality problems and the DVR uses injection transformers (T_r) to inject voltages (v_{Ca} , v_{Cb} , v_{Cc}) to get undistorted load voltages (v_{La} , v_{Lb} , v_{Lc}). A voltage source converter (VSC) along with a dc capacitor (C_{dc}) is used as a DVR. The switching ripple in the injected voltage is filtered using a series inductor (L_r) and a parallel capacitor (C_r). The considered load is a three-phase lagging power factor load and the data of the load is given in Appendix.

The ripple filter is designed based on the switching frequency. It is designed that the capacitor offers a low impedance path for the switching ripple and the series inductor should provide high impedance for the switching ripple. The reactance given by the capacitor and the inductor at half of the switching frequency ($f_s = 10 \text{ kHz}$),




Fig. 1. Schematic diagram of capacitor supported DVR.

ie, $f_r = f_s/2 = 5$ kHz is calculated as,

$$X_{Cr}=1/(2*\pi* f_r *C_r)=1/(2*3.14*5000*C_r)$$
 (1)

$$X_{Lr} = 2 * \pi * f_r * L_r = 2 * 3.14 * 5000 * L_r$$
 (2)

Considering, X_{Cr} = 3 Ω , C_r = 10.61 μF X_{Lr} = 100 Ω , L_r = 3.18 mH

These values of ripple filter elements are initially used for simulation and by iteration it is found that, L_r = 3.5 mH, C_r = 10 μF is suitable for minimum ripple at the output of DVR.

Fig. 2 shows the phasor diagram of the DVR operation for the compensation of sag, swell and unbalance in supply voltage. The load terminal voltage and current during pre-sag condition are represented as $V_{L(presag)}$ and I_s as shown in Fig. 2(a). After the sag event, the terminal voltage (V_{ta}) is lower than pre-sag condition. The voltage injected by the DVR (V_{Ca}) is used to maintain the load voltage (V_{La}) at the rated magnitude and this has two components, V_{cad} and V_{cad} . The voltage in-phase with current (V_{cad}) is to regulate the dc bus voltage and also to meet the power loss in the VSC of DVR. The voltage in quadrature with the current (V_{caq}) is to regulate the load

voltage (V_{La}) at constant magnitude. During swell in voltage, the voltage injection (V_{Ca}) is such that the load voltage lies in the locus of the circle as shown in Fig. 2(b). The unbalance compensation when voltage sag occurs in two phases is shown in Fig. 2(c). The unbalanced terminal voltages are (V_{ta} , V_{tb} , V_{tc}) and the injection voltages in each phase (V_{Ca} , V_{Cb} , V_{Cc}) are such that the line voltages (V_{La-Lb} , V_{Lb-Lc} , V_{Lc-La}) are equal in magnitude and are displaced by 120°.

3. Control Strategy of DVR

The main aim of a DVR is to inject a voltage in series with the supply for regulating the load terminal voltage. The proposed control algorithm is based on unit templates and Adaline based artificial neural network (ANN) [28] for fundamental voltage extraction. The proposed control scheme is shown in Fig. 3. The reference load voltages (v_{La}*, v_{Lb}*, v_{Lc}*) are derived from the sensed load terminal voltages (v_{La}, v_{Lb}, v_{Lc}), supply currents (i_{sa}, i_{sb}, i_{sc}), terminal voltages (v_{ta}, v_{tb}, v_{tc}) and the dc bus voltage (v_{dc}) of DVR as feedback signals. The sag, swell, harmonics and unbalance in terminal voltages are compensated by controlling the DVR. The load voltage is regulated and the waveform is controlled to be sinusoidal.




Fig. 2. Phasor diagram for capacitor supported DVR. (a) voltage sag (b) swell (c) unbalanced sag

3.1 Control Algorithm

There are two proportional-integral (PI) controllers used to estimate the in-phase and quadrature components of the injected fundamental voltage by the DVR. Three phase unit templates (u_a , u_b , u_c) are derived in-phase with the supply currents (i_{sa} , i_{sb} , i_{sc}). The dc bus voltage of the DVR is regulated using a PI controller over the sensed dc bus voltage (v_{dc}) and reference value (v_{dc}^*) of DVR. This PI controller output is considered as the amplitude (V_d^*) of the in-phase component of the injection voltages (v_{Cad}^* , v_{Cbd}^* , v_{Ccd}^*).

The other PI controller is used to derive the amplitude (V_a*) of the quadrature component of the injection voltages $(v_{Caq}^{}, \ v_{Cbq}^{}, \ v_{Ccq}^{})$ of the DVR by using it over the amplitude of sensed load voltage (V_{Lp}) and reference value $(V_{Lp}^{\ \ *})$ of the load voltage. To estimate reference load voltages $(v_{La}^*, v_{Lb}^*, v_{Lc}^*)$, the fundamental components of terminal voltages (vtal, vtbl, vtcl) are extracted from the sensed terminal voltages (v_{ta}, v_{tb}, v_{tc}). The algebraic sum of the in-phase components $(v_{Cad}^*, v_{Cbd}^*, v_{Cbd}$ ${v_{Ccd}}^*),$ the quadrature components $({v_{Caq}}^*,\,{v_{Cbq}}^*,\,{v_{Ccq}}^*)$ and the positive sequence fundamental of terminal voltages $(v_{ta1},\ v_{tb1},\ v_{tc1})$ are added and these added voltages are considered as the reference load voltages (v_{La}*, v_{Lb}*, v_{Lc}*). A pulse width modulation (PWM) controller is used over the reference $(v_{La}^{}, \ v_{Lb}^{}, \ v_{Lc}^{})$ and sensed load voltages values (v_{La}, v_{Lb}, v_{Lc}) to generate gating signals for the

IGBT's (insulated gate bipolar transistors) of the VSC of DVR. The PWM carrier wave (triangular) frequency is set at 10 kHz. The gating pulses switch the IGBT's of the VSC for the compensation of sag, swell, unbalance and harmonics in terminal voltage to provide sinusoidal balanced load voltages.




Fig. 4. Block diagram for fundamental voltage extraction using Adaline based ANN.

3.2 Artificial Neural Network (ANN) Method for Extraction of Fundamental Component

The extraction of balanced positive sequence fundamental frequency components of terminal voltages $(v_{ta1}, v_{tb1}, v_{tc1})$ is carried out using Artificial Neural Network (ANN) based on least mean square (LMS)




Fig. 3. Proposed control strategy for the capacitor supported DVR.

algorithm known as Adaline (adaptive linear element) technique [28]. Fig. 4 shows the block diagram of the Adaline approach, which is based on online estimation of weights corresponding to active fundamental frequency component. The ANN control algorithm is based on the positive sequence extraction of the component vector in-phase with the unit vector template. The unit vector templates (u_{pa}, u_{pb}, u_{pc}) are derived from sensed terminal voltages (v_{ta}, v_{tb}, v_{tc}). To estimate the positive sequence fundamental component of the terminal voltages (vtal, vtbl, v_{tc1}), the sensed terminal voltages (v_{ta} , v_{tb} , v_{tc}) and unit templates $(u_{pa},\,u_{pb},\,u_{pc})$ in-phase with terminal voltages are required. Two phase unit voltage vectors are derived using a PLL (phase locked loop) over the terminal voltage and then the unit three phase voltage vectors $(u_{pa},\,u_{pb},\,u_{pc})$ are derived as,

$$\begin{bmatrix} u_{pa} \\ u_{pb} \\ u_{pc} \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ -1/2 & \sqrt{3}/2 \\ -1/2 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} \sin \omega t \\ \cos \omega t \end{bmatrix}$$
(3)

where, $\sin \omega t$ and $\cos \omega t$ are obtained using the PLL. Estimates of the fundamental of terminal voltage for each phase can be chosen as,

$$v_{tc1} = w_p. \ u_{pc} \tag{4}$$

where, w_p is the average weight estimated and u_{pc} is the unit template.

The estimation of the weight in nth sampling period for each phase is given as per eqn. (2) as,

$$w_{pc(n+1)} = w_{pc(n)} + \eta \left\{ v_{tc(n)} - w_{p(n)} u_{pc(n)} \right\} u_{pc(n)}$$
(5)

where w_{pc} , v_{tc} and η are the weight estimated, the terminal voltage and the convergence coefficient respectively. The average weight (w_p) is calculated as the average weight estimated in each phase (w_{pa}, w_{pb}, w_{pc}) .

$$W_p = (W_{pa} + W_{pb} + W_{pc})/3$$
 (6)

The factor, η decides the rate of convergence and accuracy of estimation. The practical range of η lies in between 0.1 and 1 and the considered value is 0.2 in this work.

4. MATLAB Based Simulation of DVR System

Fig. 5 shows the MATLAB model of the DVR connected system. The supply voltage is realized by using a three-phase supply voltage and the source impedance is connected in its series. In order to simulate the disturbances at the PCC voltage (v_{ta} , v_{tb} , v_{tc}), an additional load is switched on with a circuit breaker. The considered load is a lagging power factor load. The DVR is connected in series with the supply using an injection transformer. The VSC of DVR is connected to the transformer along




Fig. 5. MATLAB block diagram of DVR connected system.

with a ripple filter. The dc bus capacitor is selected based on the transient energy requirement and the dc bus voltage is selected based on the injection voltage level. The dc capacitor decides the ripple content in the dc voltage. The system data are given the Appendix.

The control algorithm for the DVR is modeled in MATLAB and it is given in Fig. 6. The control scheme shown in Fig. 3 and Fig. 4 are modeled here. The reference load voltages are derived from the sensed terminal voltages, supply currents, load voltages and the dc bus voltage of DVR. A pulse width modulation (PWM) controller is used over the reference and sensed load voltages values to generate gating signals for the IGBT's of the VSC of DVR.

5. Results and Discussion

The performance of the DVR for different supply disturbances is tested under various operating conditions. The proposed control algorithm is tested for different power quality events like voltage sag (Fig. 7), voltage swell (Fig. 8), balanced and unbalanced sag in terminal voltage (Fig. 9) and harmonics in supply voltage (Fig.10). The proposed control algorithm is able to mitigate the above mentioned power quality problems successfully. A balanced sag in source voltage of 30% in the terminal voltage (v_t) is introduced at 0.30 seconds and it occurs for 5 cycles of ac mains as shown in Fig. 7. The terminal voltage (v_t), ANN based extracted fundamental voltage (v_t), DVR voltage (v_t), load voltage (v_t), source current (v_t), amplitude of terminal voltage (v_t), the amplitude of load voltage (v_t) and the dc bus voltage (v_t) are also




Fig. 6. MATLAB model of the ANN based control scheme of DVR.

shown in Fig. 7. The DVR injects a voltage (v_C) in series with the terminal voltage (v_t) . The load voltage (v_L) is regulated at the rated value, which demonstrates the satisfactory dynamic performance of DVR.

The dynamic performance of the DVR for a swell in terminal voltage is given in Fig. 8. The terminal voltage (v_t) , ANN based extracted fundamental voltage (Vt1), DVR voltage (v_C) , load voltage (v_L) , source current (i_s) , amplitude of terminal voltage (V_t) , the amplitude of load voltage (V_L) and the dc bus voltage (v_{dc}) are also shown in Fig. 8. The load voltage (v_L) is regulated at rated value, which shows the satisfactory performance of the DVR. The dc bus voltage is regulated at the reference value, though a small fluctuation occurs during transients.

The performance of DVR for unbalance in supply voltage is shown in Fig. 9. The unbalanced voltage sag in one phase is introduced first followed by unbalanced voltage sag in two phases and the balanced sag in all phases. The performance of the DVR is observed to be satisfactory in all these cases. The DVR injects unequal voltages (v_C) so that the load voltage (v_L) is regulated to a constant magnitude. The terminal voltage (v_t), ANN based extracted fundamental voltage (v_t), DVR voltage (v_t), load voltage (v_t), source current (v_t), amplitude of terminal voltage (v_t), the amplitude of load voltage (v_t) and the dc bus voltage (v_t) are also shown in Fig. 9, to demonstrate the satisfactory behavior of DVR.

The harmonics compensation in load voltage is achieved and depicted in Fig. 10. The terminal voltage (v_t), ANN based extracted fundamental voltage (V₁₁), DVR voltage (v_C), load voltage (v_L), source current (i_s), amplitude of terminal voltage (V_t), the amplitude of load voltage (V_L) and the dc bus voltage (v_{dc}) are also shown in Fig. 10. The terminal voltage (v_t) is distorted by switching on and off the non-linear load and the load voltage (v_L) is sinusoidal and constant in magnitude due to the injection of harmonic voltage (v_C) using the DVR. The load voltage (v_{La}) has a total harmonic distortion (THD) of 1.67% (Fig. 11(a)) at the time of disturbance and the voltage at PCC (v_{ta}) has a THD of 7.27% (Fig. 11(b)). The source current is sinusoidal with a THD of 0.20% (Fig. 11(c)). These results demonstrate the capability of DVR for the compensation of harmonics in supply voltages along with sag, swell and unbalance compensation.




Fig. 7. Voltage sag compensation using ANN controlled DVR.




Fig. 8. Voltage swell compensation using ANN controlled DVR.




Fig. 9. Unbalanced Voltage sag compensation using ANN controlled DVR.





Fig. 10. Voltage harmonic compensation using ANN controlled DVR.






Fig. 11. (a) Load voltage and harmonic spectrum.




Fig. 11. (b) Terminal voltage and harmonic spectrum.




Fig. 11. (c) Supply current and harmonic spectrum.

6. Conclusions

An Adaline (adaptive linear element) Artificial Neural Network (ANN) based new control strategy has been proposed for the DVR. The proposed control scheme of DVR has been validated for the compensation of sag, swell, unbalance and harmonics in terminal voltages. The fundamental component of the terminal voltage was extracted using the Adaline based neural network technique. The performance of the DVR has been observed to be satisfactory for compensation of various power quality disturbances like sag, swell, unbalance and harmonics in terminal voltage. Moreover, it has been found capable of providing self-supported dc bus of the DVR through power transfer from the ac line at fundamental frequency.

Appendix

The parameters of the system considered are:

AC source voltage: 415 V, 50 Hz

Line Impedance: Ls= 3.5 mH, Rs=0.01 Ω Loads: (i) Linear: 10 kVA, 0.707 pf lag

DVR:

Ripple filter: L_r= 3.5 mH, C_r = 10 μF DC bus capacitance of DVR: 1000 μF

DC bus voltage of DVR: 150 V

DC bus voltage PI controller: K_{pd} =0.1, K_{id} =0.8 Load voltage PI controller: Kpq =0.2, Kiq =0.5

PWM switching frequency: 10 kHz

Series Injection Transformer: Three numbers of single-phase transformers of each of rating 5kVA, 200V/400V.

References

- [1] Math H.J. Bollen, Understanding power quality problems: voltage sags and interruptions, IEEE Press, New York, 2000
- [2] A. Ghosh and G. Ledwich, Power Quality Enhancement using Custom Power devices, Kluwer Academic Publishers, London, 2002.
- [3] R. C. Dugan, M. F. McGranaghan and H. W. Beaty, Electric Power Systems Quality. 2ed Edition, McGraw

- Hill, New York, 2006.
- [4] H. Akagi, E H Watanabe and M Aredes, Instantaneous power theory and applications to power conditioning, John Wiley and Sons, New Jersey, 2007.
- [5] Antonio Moreno-Munoz, Power quality: mitigation technologies in a distributed environment, Springer-Verlag limited, London 2007.
- [6] Ewald F. Fuchs and Mohammad A. S. Mausoum, Power Quality in Power Systems and Electrical Machines, Elsevier Academic Press, London, 2008.
- [7] P. T. Cheng, R. Lasseter, and D. Divan, "Dynamic series voltage restoration for sensitive loads in unbalanced power systems," U.S.Patent 5883796, Mar. 16, 1999.
- [8] Peter Dahler and G Knap, "Protection of a dynamic voltage restorer," US Patent 6633092, Oct.14, 2003.
- [9] IEEE Recommended Practices and Recommendations for Harmonics Control in Electric Power Systems, IEEE std. 519, 1992.
- [10] B. N. Singh, A Chandra, K. Al-Haddad and B Singh, "Performance of sliding-mode and fuzzy controllers for a static synchronous series compensator," IEE Proc. on Generation, Transmission and Distribution, Vol. 146, No. 2, pp. 200 – 206, Mar. 1999.
- [11] M. Vilathgamuwa, R. Perera, S. Choi, and K. Tseng, "Control of energy optimized dynamic voltage restorer," in Proc. of IEEE IECON'99, Vol. 2, pp. 873–878, 1999.
- [12] P. Daehler and R. Affolter, "Requirements and solutions for dynamic voltage restorer, a case study," *in Proc. of IEEE-PES Winter Meeting*, Vol.4, pp. 2881–2885, 2000.
- [13] A. Ghosh and G. Ledwich, "Compensation of distribution system voltage using DVR," *IEEE Trans. on Power Delivery*, Vol. 17, Mo. 4, pp. 1030 – 1036, oct. 2002.
- [14] V.K. Ramachandaramurthy, C. Fitzer, A. Arulampalam, C. Zhan, M. Barnes and N. Jenkins, "Control of a battery supported dynamic voltage restorer," IEE *Proc. on Generation Transmission and Distribution*, Vol.149, No. 5,pp.233-542, 2002.
- [15] Hongfa Ding, Shu Shuangyan, Duan Xianzhong and Gao Jun, "A novel dynamic voltage restorer and its unbalanced control strategy based on space vector PWM," *International Journal of Electrical Power & Energy* Systems, Vol. 24, No. 9, pp. 693-699, Nov. 2002.
- [16] Il-Yop Chung, Dong-Jun Won, Sang-Young Park, Seung-Il Moon and Jong-Keun Park, "The DC link energy control method in dynamic voltage restorer system," *International Journal of Electrical Power & Energy* Systems, Vol. 25, No. 7, pp. 525-531, Sept. 2003.

- [17] J. W. Liu, S.S Choi and S Chen, "Design of step dynamic voltage regulator for power quality enhancement," *IEEE Trans. on Power Delivery*, Vol. 18, No.4, pp. 1403 – 1409, Oct. 2003.
- [18] Eddy C. Aeloíza, Prasad N. Enjeti, Luis A. Morán, Oscar C. Montero-Hernandez, and Sangsun Kim, "Analysis and Design of a New Voltage Sag Compensator for Critical Loads in Electrical Power Distribution Systems," *IEEE Trans. on Industry Applications*, Vol. 39, No. 4, pp. 1143-1150, Aug. 2003.
- [19] C. Zhan, A. Arulampalam and N. Jenkins, "Four-wire dynamic voltage restorer based on a three dimensional voltage space vector PWM algorithm," *IEEE Trans. on Power Electronics*, Vol. 18, No.4, pp. 1093 - 1102, 2003.
- [20] A.Ghosh, A.K Jindal and A Joshi, "Design of a capacitor-supported dynamic voltage restorer (DVR) for unbalanced and distorted loads," *IEEE Trans. on Power Delivery*, Vol. 19, No.1, pp. 405 – 413, Jan. 2004.
- [21] A. Ghosh, "Performance study of two different compensating devices in a custom power park," *IEE Proc.* of Generation, Transmission and Distribution, Vol.152, No. 4, pp. 521 – 528, July 2005.
- [22] John Godsk Nielsen and Frede Blaabjerg, "A detailed comparison of system topologies for dynamic voltage restorers," *IEEE Trans. on Ind. Appl.*, Vol. 41, No. 5, pp.1272-1280, sept./oct. 2005.
- [23] A. Moreno-Munoz, D Oterino, M Gonzalez, F A Olivencia and J J Gonzalez-de-la-Rosa, "Study of sag compensation with DVR," in Proc. of IEEE MELECON, Benalmadena(Malaga), Spain, pp. 990-993, May 2006.
- [24] M.R. Banaei, S.H. Hosseini, S. Khanmohamadi and G.B. Gharehpetian, "Verification of a new energy control strategy for dynamic voltage restorer by simulation," Simulation Modeling Practice and Theory, Vol. 14, No. 2, pp. 112-125, Feb. 2006.
- [25] M.R. Banaei, S.H. Hosseini and G.B. Gharehpetian, "Inter-line dynamic voltage restorer control using a novel optimum energy consumption strategy," *Simulation Modelling Practice and Theory*, Vol.14, No. 7, pp. 989-999, Oct. 2006.
- [26] Amit Kumar Jindal, Arindam Ghosh and Avinash Joshi, "Critical load bus voltage control using DVR under system frequency variation," *Electric Power Systems Research*, Vol. 78, No. 2, pp. 255-263, Feb. 2008.
- [27] A. Chandra, B. Singh, B.N. Singh and K. AI-Haddad, "An improved control algorithm of shunt active filter for voltage regulation, harmonic elimination, power-factor correction, and balancing of nonlinear loads," *IEEE Trans. on Power*

- Electronics, Vol. 15, No. 3, pp. 495 -507, May 2000.
- [28] Bhim Singh, Visual Verma and Jitendra Solanki, "Neural network-based selective compensation current quality problems in distribution system," *IEEE Trans. on Industrial Electronics*, Vol. 54, No. 1, pp. 53 –60, Feb. 2007.



Bhim Singh was born in Rahamapur, India, in 1956. He received the B.E (Electrical) degree from the University of Roorkee, Roorkee, India, in 1977 and the M.Tech and Ph.D. degree from the Indian Institute of Technology (IIT) Delhi, New Delhi, India,

in 1979 and 1983, respectively. In 1983, he joined the Department of Electrical Engineering, University of Roorkee, as a lecturer, and in 1988 became a Reader. In December 1990, he joined the Department of Electrical Engineering, IIT Delhi, as an Assistant Professor. He became an Associate Professor in 1994 and Professor in 1997. His area of interest includes power electronics, electrical machines and drives, active filters, FACTS, HVDC and power quality. Dr. Singh is a fellow of Indian National Academy of Engineering (INAE), National Science Academy (FNSc), the Institution of Engineers (India) (IE(I)), and the Institution of Electronics and Telecommunication Engineers (IETE), a life member of the Indian Society for Technical Education (ISTE), the System Society of India (SSI), and the National Institution of Quality and Reliability (NIQR) and Senior Member of Institute of Electrical and Electronics Engineers (IEEE).



P. Jayaprakash was born in Payyanur, Kerala, India in 1975. He received his B. Tech (Honours) in Electrical and Electronics Engineering from the University of Calicut, Kerala and M. Tech (Honours) in Energy Studies from Indian Institute of Technology,

Delhi in 1996 and 2003 respectively. He has worked as a Research Associate at Integrated Rural Technology Centre, Palakkad, Kerala during 1997-1998 and as an Engineer at National Hydro Electric Power Corporation during 1998-99. He joined the Department of Electrical and Electronics Engineering, Government College of Engineering, Kannur, Kerala as a Lecturer in 1999 and became a Senior Lecturer in 2005. Presently, he is pursuing research at the Indian Institute of Technology, Delhi under the Quality Improvement Programme. His fields of interest are power quality, power electronics, power systems and renewable energy. Mr. Jayaprakash is a life member of the Indian Society for Technical Education (ISTE) and

Student Member of Institute of Electrical and Electronics Engineers (IEEE).



D. P. Kothari received B.E. (Electrical), M.E. (Power Systems), and Doctoral degree in Electrical Engineering from BITS, Pilani, India. Presently, he is Vice Chancellor of Vellore Institute of Technology, Vellore, Tamil Nadu, India. He was Professor at the

Centre for Energy Studies and Director I/C, Indian Institute of Technology, New Delhi. His activities include optimal hydro-thermal scheduling, unit commitment, maintenance scheduling, energy conservation and power quality. He has guided 28 PhD scholars and has contributed extensively in these areas as evidenced by the 520 research papers authored by him. He has also authored 22 books on power systems and allied areas. He was a Visiting Professor at the Royal Melbourne Institute of Technology, Melbourne, Australia, in 1982 and 1989. He was a National Science Foundation Fellow at Purdue University, West Lafayette, IN, in 1992. He is a fellow of Indian National Academy of Engineering (INAE) and fellow of National Science Academy (FNSc).