

Extraction of Ballistic Parameters in 65 nm MOSFETs

Junsoo Kim, Jaehong Lee, Yongmin Kwon, Byung-Gook Park, Jong Duk Lee, and Hyungcheol Shin

Abstract—The channel backscattering coefficient and injection velocity have been extracted experimentally in 65 nm MOSFETs. Thanks to an experimental extraction methodology taking into account multi-subband population, we demonstrate that the short channel ballistic efficiency is slightly greater than long channel ballistic efficiency.

Index Terms—Channel backscattering coefficient, injection velocity, ballistic efficiency, MOSFET

I. INTRODUCTION

Channel lengths (L_{channel}) and supply voltages of MOSFETs are decreasing, and a key issue is to maximize the drain current (I_{ds}) for short-channel, low voltage devices. Identifying the limiting I_{ds} value as channel length approaches zero is an important issue that has been examined both experimentally and theoretically. As devices continue to shrink in size, they may become so small that carriers might traverse an active region without scattering. Under such conditions, carriers could move in a ballistic manner and cross a short, high-field region, a neutral region, or a thin, neutral region. Thus, we examine the ballistic parameter to determine whether ballistic transport is occurred in real devices.

Electrons are injected from a source into a channel across a potential barrier whose height is modulated by gate voltage. Carriers drift across such a channel and are collected by the drain. The source-channel barrier is well known, and routinely considered when treating drain-induced barrier lowering or weak inversion operations.

The barrier also exists above threshold voltage, but the channel charge screens the gate voltage, so that the gate voltage has less influence on the surface potential and the transconductance drops below its bipolar limit. This analogy between MOSFETs and bipolar transistors is well known but is frequently ignored in contemporary MOSFET analysis. However, transport across the source-channel barrier increases in importance, and will ultimately limit I_{ds} , as $L_{\text{channel}} \rightarrow 0$. As illustrated in Fig. 1, the source may be treated as a reservoir of thermal carriers that inject a flux (a_s) to the source-channel barrier.

A fraction (t_s) of the source flux transmits across the source-channel barrier and enters the channel while a second fraction (t_c) of the flux injected into the channel transmits across the barrier and exits the drain, and a third fraction ($r = 1 - t_c$) backscatters from the channel and reenters the source.

From Fig. 1, we may write the steady-state flux entering the drain as

$$a_d = a_s t_s t_c \tag{1}$$

At the entrance to the channel ($x = 0$), we can deduce the electron density from positively and negatively directed fluxes as

$$n(0, y) = \frac{a_s t_s + r a_s t_s}{v_{inj}} = \frac{a_s t_s (1+r)}{v_{inj}} \tag{2}$$

$$a_D = n(0, y) v_{inj} \frac{t_c}{(1+r)} = n(0, y) v_{inj} \frac{(1-r)}{(1+r)} \tag{3}$$

$$I_d = W Q_{inv} v_{inj} \frac{(1-r)}{(1+r)} \tag{4}$$




Fig. 1. Two-section model of the MOSFET. The first section describes the transmission of carriers from source into the channel and the second transmission across the channel.

Manuscript received Feb. 28, 2009; revised Mar. 11, 2009.
 Nano Systems Institute (NSI), Inter-University Semiconductor Research Center (ISRC), and School of Electrical Engineering, Seoul National University, San 56-1, Shinlim-dong, Kwanak-gu, Seoul, 151-742, Korea
 E-mail : horri4@snu.ac.kr

Equation (4), the key product of this chapter, provides a simple expression for I_{ds} without invoking the use of mobility. In the ballistic limit ($r = 0$), the maximum current is controlled by the injection velocity at the thermal source. More generally, a key issue is to evaluate the channel backscattering coefficient (r). Fig. 2 shows a sketch of the lowest sub-band profile along a MOSFET channel. Channel backscattering takes place mainly in the kT -layer located at the source end of the channel. Reducing the channel backscattering coefficient (r) is desirable to achieve higher injection efficiency and therefore higher current drive. The channel backscattering coefficient can be determined from the kT -layer thickness (l) and the mean-free-path (MFP) for backscattering. Experimentally obtained backscattering parameters are summarized in Table 1 [5].

II. RESULTS AND DISCUSSION

To determine the origin of the drain current enhancement as channel length is decreased, we first extract the channel backscattering coefficient and the injection velocity at different gate lengths. Fig. 3 shows that, as channel length shrinks, the backscattering coefficient decreases, and the injection velocity increases. Fig. 4 exhibits extracted ballistic efficiency (BE = $1-r / 1+r$) as a function of gate length.




Fig. 2. Schematic diagram of carrier channel backscattering in MOSFETs.

Table 1. Summary of ballistic parameters extraction method [5].

Drain current expression for short channel devices in the quasi-ballistic regime.	$I_{DS} = WQ_i v_{inj} \left(\frac{1-r}{1+r} \right)$
Carrier injection velocity at the channel entrance.	$v_{inj} = \sqrt{\frac{2kT}{\pi m^*}} \frac{F_{1/2}(\eta_F)}{F_0(\eta_F)} = \left(\frac{4}{3} \sqrt{\frac{2}{q\pi}} \frac{\hbar}{m_i} \right) \sqrt{\frac{1}{1+r}} \sqrt{Q_i}$
Expression for the backscattering coefficient	$\frac{1-r}{(1+r)^{3/2}} = \frac{I_{ds}}{B(Q_i)^{3/2}}$




Fig. 3. The channel backscattering coefficient and the injection velocity for different gate lengths.




Fig. 4. The ballistic efficiency as a function of gate length.

A short channel device is more ballistic than a long channel device, and the ballistic change is evidence of drain current gain. Channel region band structure determines the extension of the kT layer, and Fig. 5 shows the channel backscattering coefficient as a function of $V_{gs} - V_{th}$ with different V_{ds} . A small backscattering coefficient is observed at higher V_{ds} , because increasing the V_{ds} produces an increase in the underlying channel potential drop so that l becomes smaller. The I_{ds} in Table 1 represent intrinsic drain current.

Thus, source/drain resistance is corrected by measured




Fig. 5. The channel backscattering coefficient as a function of $V_{gs} - V_{th}$ with different V_{ds} .

drain current to extract accurate ballistic parameters. However, Fig. 6 shows that errors were less than 5 percentage between corrected and uncorrected values. The source/drain resistance effect can be ignored in the channel backscattering coefficient. A λ/l ratio is plotted versus L_{poly} in Fig. 7. A λ/l ratio is extracted from backscattering coefficient. As gate length shrinks, a sharper potential profile is observed and therefore a small l is obtained under the same V_{ds} . Temperature dependence of ballistic parameters is indicated in Fig. 8. Notice that injection velocity increases with temperature because the population of the energetic carriers is increased. However, ballisticity is degraded at high temperature due to enhanced scattering probability in the channel. Thus, occupation of states when $k_x < 0$ is enhanced and the backscattering coefficient increases. A λ/l ratio is plotted versus temperature in Fig. 9. The increases in λ/l at low temperatures are mainly to the result of low temperature increases in mean-free-path.

III. CONCLUSIONS

Applying an experimental extraction methodology, to




Fig. 6. The channel backscattering coefficient as a function of $V_{gs} - V_{th}$. We can neglect R_{SD} effect.




Fig. 7. λ/l ratio is plotted versus gate length.




Fig. 8. The temperature dependence of ballistic parameters.




Fig. 9. λ/l ratio versus temperature.


short channel MOSFETs, we have obtained the channel backscattering coefficient and injection velocity. And we can observe no significant channel backscattering coefficient difference between R_{SD} corrected and uncorrected values.

ACKNOWLEDGMENTS

This work was supported Samsung Electronics Ltd. and Nano Systems Institute.


REFERENCES

- [1] Kenji Natori, "Ballistic metal-oxide-semiconductor field effect transistor," *J. Appl. Phys.*, vol. 76, no. 8, pp. 4879-4890, 1994.
- [2] Mark Lundstrom, "Elementary scattering theory of the Si MOSFET," *IEEE Electron Device Letters*, vol. 18, no. 7, pp. 361-363, 1997.
- [3] Mark Lundstrom and Zhibin Ren, "Essential physics of carrier transport in nanoscale MOSFETs," *IEEE Transactions on Electron Devices*, vol. 49, no. 1, pp. 133-141, 2002.
- [4] Farzin Assad, Zhibin Ren, Supriyo Datta, and Mark Lundstrom, "Performance limits of silicon MOSFET's," *Technical Digest of IEDM*, pp. 547-550, 1999.
- [5] V. Barral, T. Poiroux, F. Rochette, M. Vinet, S. Barraud, O. Faynot, L. Tosti, F. Andieu, M. Casse, B. Previtali, R. Ritzenthaler, P. Grosgeorges, E. Bernard, G. LeCaval, D. Munteanu, J. L. Autran, and S. Deleonibus, "Will strain be useful for 10 nm quasi-ballistic FDSOI devices? An experimental study," *Symposium on VLSI Tech. Dig.*, pp. 128-129, 2007.
- [6] M. Zilli, P. Palestri, D. Esseni, and L. Selmi, "On the experimental determination of channel back-scattering in nanoMOSFETs," *Technical Digest of IEDM*, pp. 105-108, 2007.
- [7] Hong-Nien Lin, Hung-Wei Chen, Chih-Hsin Ko, Chung-Hu Ge, Horng-Chih Lin, Tiao-Yuan Huang, Wen-Chin Lee, and Denny D. Tang, "The impact of uniaxial strain engineering on channel backscattering in nanoscale MOSFETs," *Symposium on VLSI Tech. Dig.*, pp. 174-175, 2005.
- [8] Ritesh Gupta, Sandeep Kumar Aggarwal, Mridula Gupta, and R. S. Gupta, "Short channel analytical model for high electron mobility transistor to obtain higher cut-off frequency maintaining reliability of the device," *Journal of Semiconductor Technology and Science*, vol. 7, no. 2, June, 2007.



Junsoo Kim was born in Korea on July 13, 1980. He received B.S. degree in electronic engineering from Kyunghee University, Gyunggi-do, Korea, in 2003. He is currently pursuing the Ph.D. degree in Seoul National University, Seoul, Korea.

His major interest is deep submicrometer device modeling and characterization issues.



Jaehong Lee was born in Korea on October 25, 1983. He received B.S. degree in electrical engineering and computer science from Seoul National University, Seoul, Korea, in 2006, where he is currently working toward the Ph.D. degree. His major interest is

deep submicrometer device modeling and characterization issues.



Yongmin Kwon received the B.S. degree from Seoul National University, Seoul, Korea, in 2008. He is currently working toward the M.S. degree in electrical engineering at Seoul National University. His major interest is deep submicrometer device modeling and

characterization issues.



Byung-Gook Park received his B.S. and M.S. degrees in Electronics Engineering from Seoul National University (SNU) in 1982 and 1984, respectively, and his Ph. D. degree in Electrical Engineering from Stanford University in 1990. From 1990 to 1993, he worked

at the AT&T Bell Laboratories, where he contributed to

the development of 0.1 micron CMOS and its characterization. From 1993 to 1994, he was with Texas Instruments, developing 0.25 micron CMOS. In 1994, he joined SNU as an assistant professor in the School of Electrical Engineering (SoEE), where he is currently a professor. In 2002, he worked at Stanford University as a visiting professor, on his sabbatical leave from SNU. He has been leading the Inter-university Semiconductor Research Center (ISRC) at SNU as the director from June 2008.

His current research interests include the design and fabrication of nanoscale CMOS, flash memories, silicon quantum devices and organic thin film transistors. He has authored and co-authored over 580 research papers in journals and conferences, and currently holds 34 Korean and 7 U.S. patents. He has served as a committee member on several international conferences, including Microprocesses and Nanotechnology, IEEE International Electron Devices Meeting, International Conference on Solid State Devices and Materials, and IEEE Silicon Nanoelectronics Workshop (technical program chair in 2005, general chair in 2007). He is currently serving as an executive director of Institute of Electronics Engineers of Korea (IEEK) and the board member of IEEE Seoul Section. He received "Best Teacher" Award from SoEE in 1997, Doyeon Award for Creative Research from ISRC in 2003, Haedong Paper Award from IEEK in 2005, and Educational Award from College of Engineering, SNU, in 2006.



Jong Duk Lee was born in Youngchun, Kyungpook, Korea. He received the B.S. degree in physics from Seoul National University in 1966. He received the Ph.D. degree from the Department of Physics at the University of North Carolina at Chapel Hill in

1975. He served at the Military Communication School as a ROTC officer from 1966 to 1968. He then worked at the Engineering College of Seoul National University as a teaching assistant in the Department of Applied Physics until 1970. He was an Assistant Professor in the Department of Electronics Engineering at Kyungpook National University from 1975 to 1978. In 1978, he studied microelectric

technology in HP-ICL at Palo Alto, CA, USA, and soon afterward worked for the Korea Institute of Electronic Technology (KIET) as the director of the semiconductor division. He established the KIET Kumi Facility and introduced the first polysilicon gate technology in Korea by developing 4K SRAM, 32K and 64K Mask ROM's, and one-chip 8-bit microcomputer.

In July 1983, he moved to the Department of Electronics Engineering of Seoul National University, which has been merged to School of Electrical Engineering in 1992, where he is now a Professor. He started to establish the Inter-University Semiconductor Research Center (ISRC) in 1985, and served as the director from 1987 to 1989. He served as the chairman of the Electronics Engineering Department from 1994 to 1996. He worked for Samsung SDI Co., Ltd. as the Head of Display R&D Center for a year on the leave of SNU in 1996. He was the member of the steering committee for IVMC(International Vacuum Microelectronics Conference) from 1997-2001 and KCS(Korean Conference on Semiconductors) from 1998-2008. He was the conference chairman of IVMC'97 and KCS'98 who led the IVMC'97 and the KCS'98 successfully. He was also the member of IEDM(International Electron Devices Meeting) Subcommittee on Detectors, Sensors and Displays operated by IEEE Electron Devices Society from 1998 to 1999, he has been elected to the first president of the Korean Information Display Society in June 1999 to serve until Dec. 31, 2001. He concentrated his study on the image sensors such as Vidicon type, MOS type, and also CCD to help Samsung SDI Co. and Samsung Electronics Co. since 1985. His current research interests include sub 0.1 um CMOS structure and technology, CMOS image sensors and FED(Field Emission Display), and organic LEDs and TFTs. He published more than 221 papers in the journals such as IEEE-ED and EDL, Journal of Vacuum Science and Technology, Applied Physics and Journal of Electrochemical Society, including 160 SCI journal papers. He presented more than 361 papers including 213 international conference papers. He also registered 12 US, 4 Japanese, and 28 Korean patents. Now he is a member of IEEE, ECS, AVS, SID, KPS, KVS, IEEK, and KSS.



Hyungcheol Shin received the B.S. (*magna cum laude*) and M.S. degrees in electronics engineering from Seoul National University, Seoul, Korea, in 1985 and 1987, respectively, and the Ph.D. degree in electrical engineering from the University of California,

Berkeley, in 1993. From 1994 to 1996, he was a Senior Device Engineer with Motorola Advanced Custom Technologies. In 1996, he was with the Department of Electrical Engineering and Computer Sciences, Korea Advanced Institute of Science and Technology (KAIST), Daejeon. During his sabbatical leave from 2001 to 2002, he was a Staff Scientist with Berkana Wireless, Inc., San Jose, CA, where he was in charge of CMOS RF modeling. Since 2003, he has been with the School of Electrical Engineering and Computer Science, Seoul National University. He has published over 300 technical papers in international journals and conference proceedings. He also wrote a chapter in a Japanese book on plasma charging damage and semiconductor device physics.

His current research interests include Nano CMOS, Flash Memory, DRAM cell transistors, CMOS RF, and noise. Prof. Shin was a committee member of the International Electron Devices Meeting. He also has served as a committee member of several international conferences, including the International Workshop on Compact Modeling, and as a committee member of the IEEE EDS Graduate Student Fellowship. He is a Lifetime Member of the Institute of Electronics Engineers of Korea (IEEK). He received the Second Best Paper Award from the American Vacuum Society in 1991, the Excellent Teaching Award from the Department of Electrical Engineering and Computer Sciences, KAIST, in 1998, The Haedong Paper Award from IEEK in 1999, and the Excellent Teaching Award from Seoul National University in 2005 and 2007. He is listed in *Who's Who in the World*.