JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of 32 bit Parallel Processor Core for High Energy Efficiency using Instruction-Levels Dynamic Voltage Scaling Technique

  • Yang, Yil-Suk (Basic Research Laboratory, Electronics and Telecommunications Research Institute) ;
  • Roh, Tae-Moon (Basic Research Laboratory, Electronics and Telecommunications Research Institute) ;
  • Yeo, Soon-Il (Basic Research Laboratory, Electronics and Telecommunications Research Institute) ;
  • Kwon, Woo-H. (School of Electrical Engineering and Computer Science, Kyungpook National University) ;
  • Kim, Jong-Dae (Basic Research Laboratory, Electronics and Telecommunications Research Institute)
  • Published : 2009.03.31
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes design of high energy efficiency 32 bit parallel processor core using instruction-levels data gating and dynamic voltage scaling (DVS) techniques. We present instruction-levels data gating technique. We can control activation and switching activity of the function units in the proposed data technique. We present instruction-levels DVS technique without using DC-DC converter and voltage scheduler controlled by the operation system. We can control powers of the function units in the proposed DVS technique. The proposed instruction-levels DVS technique has the simple architecture than complicated DVS which is DC-DC converter and voltage scheduler controlled by the operation system and a hardware implementation is very easy. But, the energy efficiency of the proposed instruction-levels DVS technique having dual-power supply is similar to the complicated DVS which is DC-DC converter and voltage scheduler controlled by the operation system. We simulate the circuit simulation for running test program using Spectra. We selected reduced power supply to 0.667 times of the supplied power supply. The energy efficiency of the proposed 32 bit parallel processor core using instruction-levels data gating and DVS techniques can improve about 88.4% than that of the 32 bit parallel processor core without using those. The designed high energy efficiency 32 bit parallel processor core can utilize as the coprocessor processing massive data at high speed.

Keywords

References

  1. R. Brodersen, "Low-Power Design for Portable Systems," IEEE International Solid-State Circuits Conference Digest of Technical Papers, Special Topic, 2002, pp. 566-570
  2. T. D. Burd, T. Pering, A. Stratakos, and R. W. Brodersen, “"A Dynamic Voltage Scaled Microprocessor System,”" IEEE Journal of Solid-State Circuits, vol. 35, no. 11, 2000, pp. 1571-1580 https://doi.org/10.1109/4.881202
  3. S. Lee and T. Sakurai, "Run-Time Voltage Hopping for Low-Power Realtime Systems," Proceedings of Design Automation Conference, 2000, pp. 806-809
  4. S. Akui, K. Seno, M. Nakai, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, "Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor," IEEE Journal of Solid-State Circuits, 2005, vol. 40, no. 1, pp. 28-35 https://doi.org/10.1109/JSSC.2004.838021
  5. M. Marinoni and G. Buttazzo, "Elastic DVS Management in Processors with Discrete Voltage/Frequency Modes," IEEE Transactions on Industrial Informatics, vol. 3, no. 1, 2007, pp. 51-62 https://doi.org/10.1109/TII.2006.890494
  6. S. Gochman., R. Ronen, 1. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber and R. Valentine, "The Intel$\circledR$ Pentium$\circledR$ M Processor: Microarchitecture and Performance," Intel Technology Journal, vo1.7, Issue 2, 2003, pp. 22-36
  7. Kevin J. Nowka, Gary D. Carpenter, Eric W. MacDonald, Hung C. Ngo, Bishop C. Brock, Koji I. Ishii, Tuyet Y. Nguyen, and Jeffrey L. Burns, "A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, 2002, pp. 1441-1447 https://doi.org/10.1109/JSSC.2002.803941
  8. M. Fleishman, "Longrun power management; Dynamic power management for Crusoe processors," Transmeta white paper, January 2001, http://www.transmeta.com
  9. K. Nose and T. Sakurai, "Optimization of VDD and VTH for Low-Power and High-Speed Applications," Proceedings of Design Automation Conference Asia and South Pacific, 2000, pp.469-474
  10. H. Suzuki, W. Jeong, and K. Roy, "Low Power Adder with Adaptive Supply Voltage," Proceedings of the 21st International Conference on Computer Design, 2003, pp. 10-20

Cited by

  1. Efficient Kernel Integrity Monitor Design for Commodity Mobile Application Processors vol.15, pp.1, 2015, https://doi.org/10.5573/JSTS.2015.15.1.048