DOI QR코드

DOI QR Code

Max-based Analog Absolute Circuits with Small Error

작은 에러를 갖는 Max 회로 기반 아날로그 절대값 계산 회로

  • Prasad sah, Maheshwar (Div. of Electronics and Information Eng., Chonbuk National University) ;
  • Lin, Hai-Ping (Div. of Electronics and Information Eng., Chonbuk National University) ;
  • Yang, Chang-Ju (Div. of Electronics and Information Eng., Chonbuk National University) ;
  • Lee, Jun-Ho (Dept. of Mechtronics, Graduate School, Chonbuk National University) ;
  • Kim, Hyong-Suk (Div. of Electronics and Information Eng., Chonbuk National University)
  • Published : 2009.02.28

Abstract

Error is the major problem in communication system. Absolute circuit is one of the most important building blocks to implement for the error measurement in communication system as well as in analog circuit design. The main goal of this paper is to design a circuit with high accuracy and minimum error performance. In this paper, a new current mode absolute circuit is implemented to calculate the absolute value of two signals. This new design shows enhanced performance and low distortion over the previous implementation. The proposed circuit is simulated using Hspice and implemented in analog viterbi decoder. It is very suitable for implementing in error calculation for the large scale integrated circuit. Hspice simulation results of previous and new one circuit are reported.

통신시스템에서의 에러의 처리는 매우 중요한 문제로서 비터비 디코더와 같은 에러처리를 위해서 주로 절대값으로 표현하기 때문에 아날로그 절대값 회로가 자주 필요하게 된다. 이 논문에서는 절대값을 정확하게 계산할 수 있는 아날로그 절대값 회로를 제안하였다. 제안한 절대값 회로에는 부호가 반대인 두 신호들을 만든 다음, 이 신호들을 아날로그MAX회로에 인가하여 둘 중 최대값을 출력하게 하는 방법이다. 이 구조를 회로로 구현하기 위해서는 두 개의 입력 신호를 반대방향으로 차를 구하여, 크기는 같고 부호가 다른 두 개의 신호를 만든 다음 이들을 MAX회로의 입력으로 사용하는 회로를 설계하였다. 본 논문에서는 제안한 회로를 Hspice를 이용하여 시뮬레이션을 수행했으며, 그 결과를 제시하였다.

Keywords

References

  1. Aly M. Ismail and Ahmed M. soliman, "Novel CMOS voltage mode absolute value circuit," International journal of electronics and Communication, vol. 53, no. 2, pp. 114-116, Urban and fischer Verlag, Nov. 10, 1998.
  2. Zhenhua Wang, "Current-mode integrated circuits for analog computation and signal processing,"on analog integrated circuits and signal processing- 1, pp. 287-295, Kluwer academic publisher Netherland, June 18, 1991. https://doi.org/10.1007/BF00239677
  3. C. S Hilas and Th. Lapoulos, "A study of voltage mode to current mode conversion techniques," in proc of IEEE conf, on circuit design, pp. 1309-1312, 1996. https://doi.org/10.1109/MELCON.1996.551187
  4. Chuen Yan Chen, Chun-Yurh Huang, Ju-Ying Tsao and Bin-Da Liu, "A current mode circuit for Euclidian distant calculation,"in proc. of IEEE conf. on VLSI technology system and application on technical paper internal symposium, pp. 83-86, Jun 3, 1997. https://doi.org/10.1109/VTSA.1997.614733
  5. Bogdan M. Wilmowski, Mahmut Ersin Sinangi and Gunhan Dundar, "A gray-code current mode ADC Structure," in proc. of, IEEE conf. on circuit and systems, pp. 35-38, Benalmadena (Malaga), Spain, May 2006. https://doi.org/10.1109/MELCON.2006.1653029
  6. Hyongsuk Kim, Hongrak Son, Tamas Roska and Leon O. Chua, "Very high speed viterbi decoder with circularly connected analog CNN cell array," in proc. of IEEE ISCAS conf. on circuit and system, pp. 97-100, May. https://doi.org/10.1109/ISCAS.2004.1328692
  7. Hyongsuk Kim, Hongak Son, Tamas Roska and Leon o Chua, "High performance viterbi decoder with circularly connected 2-D CNN unilateral cell array," IEEE Trans. on circuit and systems -1, vol. 52, no. 10, pp. 2208-2218, Oct. 2005. https://doi.org/10.1109/TCSI.2005.853263
  8. Hyunjung Kim, Hongrak Son, Jeonwon Lee, In-cheon Kim and Hyongsuk Kim, "Analog viterbi decoder for PRML using analog Parallel processing circuits of the CNN," in proc of IEEE conf. on cellular neural networks and their application, Istanbul, Turkey, August 2006. https://doi.org/10.1109/CNNA.2006.341657
  9. S. Vlassis and S. Siskos, "Precision multi -input current comparator and it's application to analog median filter implementation," of analog integrated circuits and signal processing, vol. 34, pp. 233-245, Kluwer academic publisher Netherland, July 2002. https://doi.org/10.1023/A:1022509901573
  10. Chartchai Noisuwan, Jintan Nakasuwan, Boonying knobnob, Sonar Chivapreecha and Kobchai Dejhan, "A CMOS median filter circuit design,"in proc. of IEEE ISCIT conf. on circuit and system pp. 1089-1092, Bangkok Thailand, Oct.2006. https://doi.org/10.1109/ISCIT.2006.339946
  11. I. Baturone, J.L,Huertas, A.Barriga and S.sanchez Solano, "Current mode multiple input max circuit,"Electron. Lett. vol. 30, no. 9, pp. 678-680, April 28, 1994. https://doi.org/10.1049/el:19940510
  12. I.Baturone, A.Barriga, J.L.Huertas, "Multi-input voltage and current mode min/max circuits," 3rd International conference on fuzzy logic,. neural networks and soft computing, pp.. 649-650, Japan, Aug. 1994.
  13. C.Y Huang and B.D.Liu, "Current mode multiple input maximum circuit for fuzzy logic controllers," Electron. Lett. vol. 30, no. 23, pp. 1924-1925, Nov. 10, 1994. https://doi.org/10.1049/el:19941342
  14. L.Ravezzi, D.stoppa and G. F. dalla Betta, "Simple high speed CMOS current comparator," Electron. Lett, vol. 33, no. 2, pp.1829-1830, Oct. 1997. https://doi.org/10.1049/el:19971250
  15. Lu Chen, Bingxue and Shi, Chun Lu, "A robust high speed and low Power CMOS current comparator circuit," in proc. of IEEE Asia-pacific conf. on Circuit and system, pp. 174-177, Dec.2000. https://doi.org/10.1109/APCCAS.2000.913435
  16. Surachel khucharo ensinand, Varakorn Kasemsuwan, "A 3V robust high speed low input impedance CMOS current comparator,"in proc of IEEE Asia-pacific conference on circuit and system, Dec. 2004. https://doi.org/10.1109/APCCAS.2004.1413061
  17. Alexandru A. Ciubotaru, "Absolute-value circuit using junction fieldeffect transistors," IEEE Trans. circuits and systems-II, for analog and digital signal processing vol. 50, no. 8, pp. 481-484, Aug. 2003. https://doi.org/10.1109/TCSII.2003.813587
  18. Varakorn Kasemsuwan and Surachet Khucharoensin, "High-speed low input impedance CMOS current comparator," IEEE Trans. on circuit and system,vol. E88-A, no. 6, June 2005. https://doi.org/10.1093/ietfec/e88-a.6.1549