JPE 9-6-1

A Single-Stage AC/DC Converter with Low Voltage Stresses and Reduced Switching Losses

Kyu-Tae Kim[†], Woo-Young Choi^{*}, Jung-Min Kwon^{*}, and Bong-Hwan Kwon^{*}

^{†*}Dept. of Electronic and Electrical Engineering, Pohang University of Science and Technology, Korea

ABSTRACT

This paper proposes a high-efficiency single-stage ac/dc converter. The proposed converter features low voltage stresses and reduced switching losses. It operates at the boundary of discontinuous- and continuous-conduction modes by employing variable switching frequency control. The turn-on switching loss of the switch can be reduced by turning it on when the voltage across it is at a minimum. The voltage across the bulk capacitor is independent of the output loads and maintained within the practical range for the universal line input, so the problem of high voltage stress across the bulk capacitor is alleviated. Moreover, the voltage stress of the output diodes is clamped to the output voltage, and the output diodes are turned off at zero-current. Thus, the reverse-recovery related losses of the output diodes are eliminated. The operational principles and circuit analysis are presented. A prototype circuit was built and tested for a 150 W (50 V / 3 A) output power. The experimental results verify the performance of the proposed converter.

Keywords: Single-stage, Power factor correction (PFC), Variable frequency, Reverse-recovery, Power efficiency

1. Introduction

Recently, power factor correction (PFC) techniques have gained much attention in low-power off-line power supply development due to the requirements imposed by the European standard IEC 61000-3-2^[1-3]. Two-stage converters exhibit good performances in high power factor and tight output voltage regulation. They have a front-end PFC stage^[4-6] and a downstream dc/dc conversion stage ^[7-9]. The front-end PFC stage is used to achieve a unity power factor and low total harmonic distortion. The boost stage roughly regulates the bulk capacitor voltage at around 380 V to 400 V for the universal line input. The downstream dc/dc converter is used to realize output regulation with galvanic isolation and a fast dynamic response. Since the bulk capacitor voltage is nearly constant, dc/dc converter design can be easily optimized, and the size of the bulk capacitor minimized. However, this two-stage conversion approach results in extra costs and raises circuit complexity^[10]. In low-power applications, for which cost is the dominant issue, such an approach loses its appeal.

To overcome these drawbacks, single-stage approaches have been investigated in recent literature^[11-27]. By integrating two power conversion stages into one, singlestage single-switch ac/dc converters reduce the component count and cost. Therefore, they have gained much

Manuscript received May 13, 2009; revised Aug. 25, 2009 [†]Corresponding Author: ben.kim@postech.ac.kr

Tel: +82-54-279-5092, Fax: +82-54-279-5632, POSTECH.

^{*}Dept. of Electronic and Electrical Engineering, Pohang University of Science and Technology, Korea



Fig. 1. Proposed single-stage converter. (a) Circuit diagram. (b) Operation regions.

attention in low-power industrial applications. Singlestage approaches are a cost-effective method for applications with power levels lower than 200 W when the bulk capacitor voltage is well controlled below 450 V for the universal line input. Thus, bulk capacitor voltage feedback using a coupled winding structure has been investigated to reduce bulk capacitor voltage within the practical range^[15-17]. However, if the PFC cell operates in the discontinuous- conduction mode (DCM) and the dc/dc conversion cell operates in the continuous- conduction mode (CCM), a serious problem of high voltage stress across the bulk capacitor occurs at light loads. This is caused by an unbalanced power flow between the input source and the output load^[22]. Some researchers have proposed effective methods to avoid high voltage stress across the bulk capacitor at light loads^[23-26]. They suggest that both the PFC cell and the dc/dc conversion cell must operate in the DCM. If the loads become light, the input power decreases as the duty cycle decreases. Since no unbalanced power exists between the input source and the output load, bulk capacitor voltage is independent of load variations. However, DCM operation of the dc/dc conversion cell causes increased conduction losses as the output loads increase. Moreover, since previous single-stage single-switch converters employ conventional flyback^[22, 23] or forward converter topologies^[24, 25], higher-rated semiconductors should be used for the output diodes due to high voltage stress.

This paper proposes a high-efficiency single-stage ac/dc converter. The proposed converter features low voltage stresses and reduced switching losses. It operates at the boundary of DCM and CCM to overcome the drawback of high conduction loss. The switch is controlled by the variable switching frequency method^[28]. The turn-on switching loss of the switch is reduced by turning on the switch when its voltage is at a minimum. Bulk capacitor voltage feedback is realized by using a tapped transformer. Bulk capacitor voltage is maintained in the practical range for the universal line input and it is shown to be independent of the output load. The voltage stress of the output diodes is clamped to the output voltage, and the output diodes are also turned off at zero-current. Thus, the reverse-recovery related losses of the output diodes are eliminated. The operational principles and circuit analysis are presented. The proposed converter is validated by building and testing a 150 W (50 V / 3 A) prototype circuit.

2. Operational Principle and Circuit Analysis

Fig. 1(a) shows a circuit diagram for the proposed converter. The basic circuit configuration on the primary side includes the line input voltage v_i , an input filtering capacitor C_i , four fast-recovery diodes $D_{frl} \sim D_{fr4}$, a boost inductor L_b , a tapped transformer T, a bulk capacitor C_b , and a switch S_w . The diodes $D_{frl} \sim D_{fr4}$ constitute a full-bridge diode rectifier. The switch S_w is ideal, except for the output capacitor C_{Sw} and the internal diode D_{Sw} .

The tapped transformer T is utilized to limit the bulk



Stage 1







Stage 3





Stage 5

Fig. 2. Operational stages of the proposed converter.

capacitor voltage V_b . It is modeled on an ideal transformer which has a magnetizing inductor L_m and a leakage inductor L_{lk} . The turns ratio *n* of *T* is defined as $n = N_S/N_P$ where $N_P = N_{Pl} + N_{P2}$. The bulk capacitor voltage feedback value V_f is given by:

$$V_f = \frac{N_{P2}}{N_P} V_b \tag{1}$$

The circuit configuration on the secondary side includes the leakage inductor L_{lk} , a resonant capacitor C_r , two output diodes D_{ol} and D_{o2} , and an output capacitor C_o . R_o is the output resistance. The capacitors C_b , C_r , C_o are large enough so that the voltages V_b , V_{Cr} , and V_o are constant during one switching period T_s .

The proposed converter has two operation regions, as



Fig. 3. Theoretical waveforms of the proposed converter. during one switching period T_s .

shown in Fig. 1(b). The line input voltage v_i is given by $\sqrt{2} V_i \sin\omega t$. V_i is the root-mean-squared value. ω is the angular line frequency where $\omega = 2 \pi / T_{line}$. T_{line} is one period of the line input voltage. $|v_i|$ is the rectified line input voltage. When $|v_i|$ is higher than V_f , the converter works in *Region I*. When $|v_i|$ is lower than V_f , the converter works in *Region II*. Only the operation principle in *Region I* is described in this section. A description of the operation principle in *Region II* can be analogously inferred and will not be discussed here. Figs. 2 and 3 show the operational stages and theoretical waveforms of the proposed converter during T_s . The boost inductor current i_{Lb} is assumed to be discontinuous. Since the proposed converter operates at the boundary of DCM and CCM, the currents i_{Lb} , i_{Lm} , i_{Sw} , and i_s are zero before S_w is turned on.

Stage 1 [t_0 , t_1]: At $t = t_0$, S_w is turned on. The magnetizing inductor current i_{Lm} increases linearly as:

$$i_{Lm}(t) = i_b(t) + \frac{N_{P2}}{N_P} i_{Lb}(t) = \frac{V_b}{L_m}(t - t_0)$$
⁽²⁾

The boost inductor current i_{Lb} is expressed as:

$$i_{Lb}(t) = \frac{(|v_i| - V_f)}{L_b}(t - t_0)$$
(3)

The energy from these two sources is stored in the magnetic field of the transformer. A part of the magnetizing energy is supplied from the bulk capacitor, while a part of the energy is supplied directly from the line. On the secondary side, a current path including L_{lk} , D_{ol} , C_r , and the secondary winding of T is formed. The input power is transferred to the capacitor C_r in a resonant manner. The secondary current i_s flows as:

$$i_{s}(t) = i_{Do1}(t) = \frac{V_{Cr} + nV_{b}}{Z_{r1}} \sin \omega_{r1}(t - t_{0})$$
(4)

where the impedance Z_{rl} and angular frequency ω_{rl} of this resonance are given by:

$$Z_{r1} = \sqrt{\frac{L_{lk}}{C_r}} \tag{5}$$

$$\omega_{r1} = \frac{1}{\sqrt{L_{lk}C_r}} \tag{6}$$

Due to the magnetic coupling between N_{P1} and N_{P2} , the currents i_{NP1} and i_{NP2} are expressed as:

$$i_{NP1}(t) = -\frac{N_{P2}}{N_P} i_{Lb}(t) + \frac{N_S}{N_P} i_s(t)$$
⁽⁷⁾

$$i_{NP2}(t) = \frac{N_{P1}}{N_P} i_{Lb}(t) + \frac{N_S}{N_P} i_s(t)$$
(8)

The switch current i_{Sw} increases linearly as:

$$i_{Sw}(t) = i_{Lm}(t) + i_{NP2}(t)$$

= $\frac{V_b}{L_m}(t - t_0) + \frac{N_{P1}(|v_i| - V_f)}{N_P L_b}(t - t_0) + \frac{N_S}{N_P}i_s(t)$ (9)

Stage 2 $[t_1, t_2]$: At $t = t_1$, the series-resonance between L_{lk} and C_r is terminated. Since the diode current i_{Dol} is zero, the output diode D_{ol} can be turned off at zero-current. Zero-current turn-off of the diode D_{ol} removes its reverse-recovery problem. Since the secondary current i_s is zero, the switch current i_{Sw} is the sum of the currents i_{Lb} and i_{Lm} .

Stage 3 $[t_2, t_3]$: At $t = t_2$, S_w is turned off. Since the output capacitor C_{Sw} of S_w has a small value, C_w charges immediately. D_{o2} enters a conduction state. A current path including L_{lk} , D_{o2} , C_o , C_r , and the secondary winding of T is formed. The energy stored in the capacitor C_r is transferred to the output load. Since the reverse-voltage across D_{o1} is V_o , the voltage across the secondary winding of T is $V_o - V_{Cr}$. The magnetizing inductor current i_{Lm} decreases linearly as:

$$i_{Lm}(t) = i_{Lm}(t_2) - \frac{V_o - V_{Cr}}{nL_m}(t - t_2)$$
(10)

The boost inductor current i_{Lb} decreases linearly as:

$$i_{Lb}(t) = i_{Lb}(t_1) - \frac{V_b + N_{P1}V_{Cr} / N_s - |v_i|}{L_b}(t - t_1)$$
(11)

Due to the magnetic coupling between N_{PI} and N_S , the secondary current i_s flows as:

$$i_{s}(t) = \frac{i_{Lm}(t)}{n} + \frac{N_{P1}i_{Lb}(t)}{N_{S}}$$
(12)

The output power is supplied from two different sources. The energy associated with the magnetizing current i_{Lm} is obtained from the energy stored in L_m , while the energy associated with the boost inductor current i_{Lb} is drawn directly from the line.

Stage 4 $[t_3, t_4]$: At $t = t_3$, the boost inductor current i_{Lb} is zero. Since the output power is supplied only from L_m , the secondary current i_s flows through the output diode D_{o2} as $i_s(t) = i_{Lm}(t) / n$.

Stage 5 $[t_4, t_5]$: At $t = t_4$, the energy stored in L_m is completely discharged, and the secondary current i_s is zero. Since the diode current i_{Do2} is zero, the output diode D_{o2} can be turned off at zero-current. Zero-current turn-off of the diode D_{o2} removes its reverse-recovery problem. The magnetizing inductor L_m and the equivalent capacitor $C_{eq} = C_{Sw} + C_D / n^2$ begin to resonate as:

$$i_{Lm}(t) = \frac{V_b - v_{Sw}(t_4)}{Z_{r2}} \sin \omega_{r2}(t - t_4)$$
(13)

$$v_{Sw}(t) = V_b + \frac{V_{Cr}}{n} \cos \omega_{r2}(t - t_3)$$
(14)

where the impedance Z_{r2} and angular frequency ω_{r2} of this resonance are given by:

$$Z_{r2} = \sqrt{\frac{L_m}{C_{eq}}}$$
(15)

$$\omega_{r2} = \frac{1}{\sqrt{L_m C_{eq}}} \tag{16}$$

The capacitor C_D is the equivalent parasitic capacitor of the output diodes D_{o1} and D_{o2} . This mode is terminated after the half-resonant period $T_d = \pi / \omega_{r2}$. Since the capacitors C_{Sw} and C_D are very small, this half-resonant period will be very short. The switch S_w is turned on when its voltage is $V_b - V_{Cr} / n$. Thus, the switch voltage reaches its minimum value and its switching loss can be reduced. If the switch voltage v_{Sw} decreases to zero, the switch S_w can be turned on at the zero-voltage condition and its turn-on switching loss can be eliminated.

Since the proposed converter operates at the boundary of DCM and CCM, the following relation can be obtained:

$$i_{Lm,peak} = \frac{V_b}{L_m} T_{on} = \frac{V_{Cr}}{nL_m} T_{off}$$
(17)

and the relation between the on-time T_{on} and the off-time T_{off} is:

$$\frac{T_{on}}{T_{off}} = \frac{m}{n} \tag{18}$$

where $m = V_{Cr}/V_b$. The volt-second balance on the magnetizing inductor L_m gives the following relation between the bulk capacitor voltage V_b and the resonant capacitor voltage V_{Cr} :

$$V_{b}T_{on} = \frac{nL_{m}V_{Cr}}{n^{2}L_{m} + L_{lk}} \left(T_{off} - T_{d}\right)$$
(19)

The volt-second balance on the leakage inductor L_{lk} gives the following relation:

$$(nV_b - V_o + V_{Cr})T_{on} + \frac{L_m V_{Cr}}{n^2 L_m + L_{lk}} = 0$$
⁽²⁰⁾

If the leakage inductor L_{lk} is much smaller than the reflected inductor $n^2 L_m$, and T_d is negligible compared to T_{on} and T_{off} , (19) and (20) can be simplified as:

$$V_{Cr} = \frac{nV_b T_{on}}{T_{off} - T_d} \cong \frac{nV_b T_{on}}{T_{off}}$$
(21)

$$V_o = nV_b + V_{Cr} \tag{22}$$

From (21) and (22), the relation between the output voltage V_o and the bulk capacitor voltage V_b is obtained as:

$$\frac{V_o}{V_b} = \frac{nT_s}{T_{off}}$$
(23)

From (21), (23), and the fact that $T_s = T_{on} + T_{off}$, V_{Cr} can be represented as:

$$V_{Cr} = V_o - nV_b \tag{24}$$

For zero-current turn-off of the output diode D_{ol} , the following condition should be satisfied:

$$2\pi\sqrt{L_{lk}C_r} < T_{on} \tag{25}$$

The switching period T_s is related to the output load. Since the switching period T_s decreases at light loads, zero-current turn-off of the output diode will not be achieved. However, at light loads, the reverse-recovery related loss is not significant since the amount of diode current i_{Dol} is small.

Since the boost inductor current i_{Lb} is discontinuous, the peak boost inductor current $i_{Lb,peak}$ can be expressed as:

$$i_{Lb,peak} = \frac{|v_i| - V_f}{L_b} T_{on}$$
⁽²⁶⁾

The volt-second balance of the boost inductor L_b gives:

$$(|v_i| - V_f)T_{on} = (V_b + N_{P1}V_{Cr} / N_S - |v_i|)T_{Lb_off}$$
(27)

The time duration of *Stage 3*, $T_{Lb off}$, is expressed as:

$$T_{Lb_off} = \frac{|v_i| - V_f}{V_b + N_{Pl} V_{Cr} / N_S - |v_i|} T_{on}$$
(28)

The average boost inductor current $i_{Lb,avg}$ during T_s is:

$$i_{Lb,avg} = \frac{i_{Lb,peak} \left(T_{on} + T_{Lb_off} \right)}{2T_s}$$
(29)

Using (24), (26), (28), and (29), the current $i_{Lb,avg}$ is expressed as:

$$i_{Lb,avg} = \left(\frac{V_{Cr}}{m+n}\right) \left(\frac{|v_i| - V_f}{2L_b V_b}\right) \left(\frac{V_b + N_{Pl}V_{Cr} / N_s - V_f}{V_b + N_{Pl}V_{Cr} / N_s - |v_i|}\right) T_{on}$$
(30)

The input energy E_{in} absorbed during a half line cycle is an integral of the product of line input voltage and average boost inductor current at the same time. Thus:

$$E_{in} = \int_{t_b}^{\frac{T_{line}}{2} - t_b} |v_i| i_{Lb,avg} dt$$
(31)
= $\int_{t_b}^{\frac{T_{line}}{2} - t_b} |v_i| \left(\frac{V_{Cr}}{m+n}\right) \left(\frac{|v_i| - V_f}{2L_b V_b}\right) \left(\frac{V_b + N_{P1} V_{Cr} / N_S - V_f}{V_b + N_{P1} V_{Cr} / N_S - |v_i|}\right) T_{on} dt$

The boundary time, t_b , is given by:

$$t_b = \frac{1}{\omega} \sin^{-1} \left(\frac{V_b N_{P2}}{\sqrt{2} V_i N_P} \right)$$
(32)

Since the average output current $i_{o,avg}$ is the average value of the output diode current i_{Do} ,

$$i_{o,avg} = \frac{n i_{Lm,peak}}{2T_s} T_{off} + \frac{N_{Pl} i_{Lb,peak}}{2N_s T_s} T_{Lb_off}$$
(33)

Using (17), (24), (26), (28), and (33), the current $i_{o,avg}$ is expressed as:

$$i_{o,avg} = \left[\frac{n^2 V_b}{L_m} + \frac{N_{P1} V_{Cr} (|v_i| - V_f)^2}{N_S L_b V_b (V_b + N_{P1} V_{Cr} / N_S - |v_i|)}\right] \frac{T_{on}}{2(m+n)} (34)$$

The output energy E_{out} during a half line cycle is given by:

$$E_{out} = \frac{V_o i_{o,avg} T_{line}}{2}$$

$$=\frac{V_{o}T_{on}T_{line}}{4(m+n)}\left[\frac{n^{2}V_{b}}{L_{m}}+\frac{N_{P1}V_{Cr}(|v_{i}|-V_{f})^{2}}{N_{S}L_{b}V_{b}(V_{b}+N_{P1}V_{Cr}/N_{S}-|v_{i}|)}\right](35)$$

During a half line cycle, the input energy E_{in} is equal to the output energy E_{out} at steady state. Thus, the input-output energy balance gives:

$$\frac{2}{T_{line}} \int_{t_b}^{\frac{T_{line}}{2} - t_b} \left| v_i \right| \left(\frac{|v_i| - V_f}{V_b} \right) \left(\frac{V_b + N_{P1}V_{Cr} / N_S - V_f}{V_b + N_{P1}V_{Cr} / N_S - |v_i|} \right) dt = \frac{n^2 L_b V_b}{L_m V_{Cr}} + \frac{N_{P1} \left(v_i | - V_f \right)^2}{N_S V_b \left(V_b + N_{P1}V_{Cr} / N_S - |v_i| \right)}$$
(36)

where $V_{Cr} = V_o - nV_b$. Equation (36) shows that the bulk capacitor voltage V_b is independent of the output load. V_b is determined by the input voltage, the output voltage, and the circuit parameters of n, N_{PI} / N_S , and L_b / L_m . Since the output load has no impact on the bulk capacitor voltage, the bulk capacitor voltage V_b can be maintained at desirable levels with a proper design.

3. Experimental Results

The feasibility of the proposed converter was verified by building and testing a prototype circuit. The output voltage and maximum output power of the converter were specified as $V_o = 50$ V and $P_{o,max} = 150$ W. The proposed converter operates at the boundary of DCM and CCM by detecting the demagnetization of T, as described in [19]. The switching frequency can be changed by employing a variable switching frequency control to detect the moment when the switch voltage v_{Sw} is at its minimum by the resonance between the magnetizing inductor L_m and the equivalent capacitor C_{eq} . The major components and parameters of the prototype circuit are presented in Table 1. A photograph of the implemented prototype is shown in Fig. 4.

Fig. 5 shows the measured input current and voltage for 150W of output power. The measured power factor was 0.91 with 92.4 % efficiency at 120 V_{rms} of input voltage and 0.87 with 92.5 % efficiency at 220 V_{rms} of input voltage. Fig. 6 shows the experimental waveforms of the

Parameter	Symbol	Value	
Input voltage	V_i	$90\sim 265 \; V_{rms}$	
Output voltage	V_o	50 V	
Switching frequency	f_s	$40 \sim \!\! 120 \ kHz$	
Primary winding turns	N_{PI}, N_{P2}	20 turns, 20 turns	
Secondary winding turns	N_S	6 turns	
Magnetizing inductor	L_m	500 µH	
Leakage inductor	L_{lk}	1.37 µH	
Boost inductor	L_b	170 µH	
Resonant capacitor	C_r	$6.6~\mu F/100V$	
Bulk capacitor	C_b	$220~\mu F/450V$	
Input filtering capacitor	C_i	220 nF / 630V	
Output capacitor	C_o	$680 \ \mu F \ / \ 63V$	
Component	Symbol	Part name	
Primary switch	S_w	SPP11N50C3	
Output diodes	D_{ol} , D_{o2}	MBR20100	
Fast-recovery diodes	$D_{frl} \sim D_{fr4}$	FR105	

 Table 1.
 Parameters and Components of the Prototype.



Fig. 4. Photograph of the implemented prototype circuit.

switch voltage v_{Sw} , the switch current i_{Sw} , and the secondary current i_s at 120 V_{rms} of input voltage. The switch S_w is turned on after half-resonance between the magnetizing inductor L_m and the equivalent capacitor C_{eq} , as shown in Fig. 6(a). Since the switch voltage v_{Sw} decreases to the minimum voltage before S_w is turned on, the switching loss is considerably reduced. Fig. 6(b) shows that the converter operates at the boundary of DCM

and CCM. The diode current i_{Dol} is zero before switch S_w is turned on. The boost inductor current i_{Lb} is transferred to the secondary side during the turn-off period of the switch. Fig. 7 shows the experimental waveforms of the voltages v_{Dol} and v_{Do2} across the diodes D_{ol} and D_{o2} and the currents i_{Dol} and i_{Do2} at 120 V_{rms} of input voltage at full load. It can be seen that the diode voltages v_{Dol} and v_{Do2} are clamped to the output voltage V_o , and that each output diode can be turned off at zero-current. Thus, the diode reverse-recovery related losses are eliminated. The experimental waveforms of the voltages and currents



Fig. 5. Experimental waveforms of the input current i_i and input voltage v_i . (a) at 120 V_{rms} line voltage. (b) at 220 V_{rms} line voltage.



Fig. 6. Experimental waveforms of the switch voltage v_{Sw} , switch current i_{Sw} , and secondary current i_s . (a) Switch voltage v_{Sw} and switch current i_{Sw} , (b) Switch voltage v_{Sw} and secondary current i_s .





Fig. 7. Experimental waveforms of the diode voltages v_{Do1} and v_{Do2} and diode currents i_{Do1} and i_{Do2} . (a) Diode voltage v_{Do1} and current i_{Do1} . (b) Diode voltage v_{Do2} and current i_{Do2} .

 Table 2. Measured power factor, bulk capacitor voltage, efficiency, and switching frequency range.

V_i	PF	V_b	Efficiency	f_s
$90\mathrm{V}_{rms}$	0.92	131 V	92.2 %	55 kHz
$120V_{\text{rms}}$	0.91	175 V	92.4 %	77 kHz
$150\mathrm{V}_{rms}$	0.90	223 V	92.5 %	89 kHz
$180 \mathrm{V}_{\mathrm{rms}}$	0.88	$262\mathrm{V}$	92.7 %	95 kHz
$220 \mathrm{V}_{\mathrm{rms}}$	0.87	345 V	92.5 %	107 kHz
$ m 265V_{rms}$	0.85	$387\mathrm{V}$	92.3 %	113 kHz

agree with the theoretical waveforms in Fig. 2. Fig. 8 shows the experimental waveforms of the bulk capacitor voltage V_b , the output voltage V_o and the output current i_o at 120 V_{rms} of input voltage for the step variation of the output load current. These waveforms show that fast output voltage regulation is achieved and that the bulk capacitor voltage is constant for the step load variation.

Table 2 summarizes the measured full-load power factor (PF), bulk capacitor voltage V_b , efficiency, and the range of the switching frequency f_s . As can be seen from Table 2, the maximum bulk capacitor voltage is



Fig. 8. Experimental waveforms of the output voltage V_o , bulk capacitor voltage V_b , and output current i_o for the step load change.

maintained well below 400 V. The minimum efficiency, which occurs at low line, is above 92 %.

4. Conclusions

This paper proposes a high-efficiency single-stage ac/dc converter with low voltage stresses and reduced switching losses. Variable frequency control reduces the turn-on switching loss of the primary switch by turning on the switch at its minimum voltage. The voltage stress of the output diodes is clamped to the output voltage. The output diodes are turned off at zero-current. Thus, the reverse-recovery related losses of the output diodes are eliminated. The bulk capacitor voltage was shown to be independent of the output loads. The bulk capacitor voltage was maintained at the practical range for universal line input. The power efficiency was measured to be over 92 % with a high power factor for universal line input.

References

- M. K. H. Cheung, M. H. L. Cheung, and C. K. Tse, "Practical design and evaluation of a 1kW PFC power supply based on reduced redundant power processing principle," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 2, pp. 665-673, Feb. 2008.
- [2] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Cost-effective boost converter with reverse-recovery reduction and power

factor correction," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 1, pp. 471-473, Jan. 2008.

- [3] E. H. Ismail, A. J. Sabzali, and M. A. Al-Saffar, "Buck-boost-type unity power factor rectifier with extended voltage conversion ratio," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1123-1132, Mar. 2008.
- [4] W. Y. Choi, J. M. Kwon, E. H. Kim, J. J. Lee, and B. H. Kwon, "Bridgeless boost rectifier with low conduction losses and reduced diode reverse-recovery problems," *IEEE Trans. Ind. Electron.*, Vol. 54, No. 2, pp. 769-780, Apr. 2007.
- [5] W. Y. Choi and B. H. Kwon, "An efficient power-factor correction scheme for plasma display panels," *IEEE/OSA J. Display. Technol.*, Vol. 4, No. 1, pp. 70-80, Mar. 2008.
- [6] D. G. Koen, D. M. Van de Sype, A. P. M. Van den Bossche, and J. A. Melkebeek, "Input-current distortion of CCM boost PFC converters operated in DCM," *IEEE Trans. Ind. Electron.*, Vol. 54, No. 2, pp. 858-865, Apr. 2007.
- [7] M. H. Todorovic, L. Palma, and P. N. Enjeti, "Design of a wide input range dc-dc converter with a robust power control scheme suitable for fuel cell power conversion," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1247-1255, Mar. 2008.
- [8] J. P. Lee, B. D. Min, T. J. Kim, D. W. Yoo, and J. Y. Yoo, "A novel topology for photovoltaic dc/dc full-bridge converter with flat efficiency under wide PV module voltage and load range," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 7, pp. 2655-2663, Jul. 2008.
- [9] A. Khaligh, A. M. Rahimi, and A. Emadi, "Modified pulse-adjustment technique to control dc/dc converters driving variable constant-power loads," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1133-1146, Mar. 2008.
- [10] C. Qiao and K. M. Smedley, "A topology survey of single-stage power factor corrector with a boost type input-current-shaper," *IEEE Trans. Power Electron.*, Vol. 16, No. 3, pp. 360-368, May 2001.
- [11] W. Y. Choi, J. M. Kwon, H. L. Do, and B. H. Kwon, "Single-stage half-bridge converter with high power factor," in *Proc. of IEE Power Electron. App.*, Vol. 152, No. 3, pp. 634-642, May 2005.
- [12] M. A. Dalla Costa, J. M. Alonso, J. C. Miranda, J. Garcia, and D. G. Lamar, "A single-stage high-power-factor electronic ballast based on integrated buck flyback converter to supply metal halide lamps," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1112-1122, Mar. 2008.
- [13] C. B. Nascimento and A. J. Perin, "High power factor electronic ballast for fluorescent lamps with reduced input filter and low cost of implementation," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 2, pp. 711-721, Feb. 2008.

- [14] J. J. Lee, J. M. Kwon, E. H. Kim, W. Y. Choi, and B. H. Kwon, "Single-stage single-switch PFC flyback converter using a synchronous rectifier," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1352-1365, Mar. 2008.
- [15] Q. Jinrong, Q. Zhao, and F. C. Lee, "Single-stage single-switch power-factor-correction ac/dc converters with dc-bus voltage feedback for universal line applications," *IEEE Trans. Power Electron.*, Vol. 13, No. 6, pp. 1079-1088, Nov. 1998.
- [16] Q. Zhao, F. C. Lee, and F. Tsai, "Voltage and current stress reduction in single-stage power factor correction ac/dc converters with bulk capacitor voltage feedback," *IEEE Trans. Power Electron.*, Vol. 17, No. 4, pp. 477-484, Jul. 2002.
- [17] Q. Zhao, M. Xu, F. C. Lee, and J. Qian, "Single-switch parallel power factor correction ac-dc converters with inherent load current feedback," *IEEE Trans. Power Electron.*, Vol. 19, No. 4, pp. 928-936, Jul. 2004.
- [18] W. Y. Choi, J. M. Kwon, J. J. Lee, H. Y. Jang, and B. H. Kwon, "Single-stage soft-switching converter with boost type of active-clamp for wide input voltage ranges," *IEEE Trans. Power Electron.*, Vol. 24, No. 3, pp. 730-741, Mar. 2009.
- [19] K. B. Park, C. E. Kim, G. W. Moon, and M. J. Youn, "A new high efficiency PWM single-switch isolated converter," *Journal of Power Electronics*, Vol. 7, No. 4, pp. 301-309, Oct. 2007.
- [20] G. Moschopoulos, Y. Liu, and S. Bassan, "Modified Ac-Dc single-stage converters," *Journal of Power Electronics*, Vol. 7, No. 1, pp. 44-54, Jan. 2007.
- [21] B. H. Lee, C. E. Kim, K. B. Park, and G. W. Moon, "A new single-stage PFC AC/DC converter with low link-capacitor voltage," *Journal of Power Electronics*, Vol. 7, No. 4, pp. 328-335, Oct. 2007.
- [22] G. Moschopoulos and P. Jain, "Single-phase single-stage power-factor-corrected converter topologies," *IEEE Trans. Ind. Electron.*, Vol. 52, No. 1, pp. 23-35, Feb. 2005.
- [23] J. Y. Lee, "Single-stage ac/dc converter with input-current dead-zone control for wide input voltage ranges," *IEEE Trans. Ind. Electron.*, Vol. 54, No. 2, pp. 724-732, Apr. 2007.
- [24] J. M. Alonso, M. A. Dalla Costa, and C. Ordiz, "Integrated buck-flyback converter as a high-power-factor off-line power supply," *IEEE Trans. Ind. Electron.*, Vol. 55, No. 3, pp. 1090-1100, Mar. 2008.
- [25] L. Huber and M. M. Jovanovic, "Design optimization of single-stage single-switch input-current shapers," *IEEE Trans. Power Electron.*, Vol. 15, No. 1, pp. 174-184, Jan. 2000.

- [26] H. E. Tacca, "Power factor correction using merged flyback-forward converters," *IEEE Trans. Power Electron.*, Vol. 15, No. 4, pp. 585-594, Jul. 2000.
- [27] J. M. Kwon, W. Y. Choi, H. L. Do, and B. H. Kwon, "Single-stage half-bridge converter using a coupledinductor," in *Proc. of IEE Power Electron. App.*, Vol. 152, No. 3, pp. 748-756, May 2005.
- [28] Y. Panov and M. M. Jovanovic, "Adaptive off-time control for variable-frequency, soft-switched flyback converter at light loads," *IEEE Trans. Power Electron.*, Vol. 17, No. 4, pp. 596-603, Jul. 2002.



Kyu-Tae Kim was born in Chungbuk, Korea, in 1983. He received a B.S. degree in electrical engineering from Chungbuk National University (CBNU), Chungbuk, Korea, in 2009. Currently, he is a MS student in electronic and electrical

engineering at Pohang University of Science and Technology (POSTECH), Pohang, Korea. His research interests are renewable energy and AC/DC converters.



Woo-Young Choi was born in Gwangju, Korea, in 1979. He received a B.S. degree in electrical engineering from Chonnam National University, Gwangju, in 2004, and a Ph.D. in electronic and electrical engineering from Pohang University of

Science and Technology (POSTECH), Pohang, South Korea, in 2009. Since 2009, he has been a Postdoctoral Fellow at the Future Energy Electronics Center (FEEC), Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, Virginia. His current research interests include smart power semiconductors, soft-switching power converters and power electronics applications in renewable energy harvesting.



Jung-Min Kwon was born in Ulsan, Korea, in 1981. He received a B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, Korea, in 2004, and a Ph.D. in electronic and electrical engineering from Pohang University of

Science and Technology (POSTECH), Pohang, Korea, in 2009. His research interests are renewable energy, distributed generation and switch-mode power supplies.



Bong-Hwan Kwon was born in Pohang, Korea, in 1958. He received a B.S. degree from Kyungbuk National University, Taegu, Korea, in 1982, and a M.S. and Ph.D. in electrical engineering from Korea Advanced Institute of Science and Technology, Seoul,

Korea, in 1984 and 1987, respectively. Since 1987, he has been with the Department of Electronic and Electrical Engineering, Pohang University of Science and Technology (POSTECH), Pohang, Korea, where he is currently a Professor. His research interests are renewable energy, high-frequency converters and switch-mode power supplies.