DOI QR코드

DOI QR Code

Bus-tie application scheme of 154 kV class SFCLs in Korean power systems

  • Published : 2009.11.30

Abstract

This paper proposes the bus-tie application scheme of 154 kV SFCL (superconducting fault current limiter) in Korean power system. The reduced amount of fault current by SFCL is different by where the SFCL is installed. Therefore the inflow ratio of fault current (IRFC) is suggested to consider the effect of an SFCL's location. The proposed scheme was applied to the Korean Power System of 2010, and fault currents were calculated and analyzed with this coefficient. Simulations show that the location with high IRFC is adequate to install SFCL but more consideration of other things is required to determine the location and capacity of SFCL.

Keywords

References

  1. The 4th Basic Plan for Long-Term Electricity Supply and Demand (2008-2022), Ministry of Knowledge Economy, Korea, Dec. 2008
  2. H. Kameda and H. Taniguchi, "Setting method of specific parameters of a superconducting fault current limiter considering the operation of power system protection-resistance-type and rectifier-type SFCLs in overhead transmission systems," IEEE Trans. Appl. Supercond., vol. 9, no. 2, pp. 1355-1360, June 1999 https://doi.org/10.1109/77.783554
  3. M. Noe and B. R. Oswald, "Technical and economical benefits of superconducting fault current limiters in power systems," IEEE Trans. Appl. Supercond., vol. 9, no. 2, part I, pp. 1347-1350, June 1999 https://doi.org/10.1109/77.783552
  4. M. Sjostrom, and D. Politano, "Technical and economical impacts on a power system by introducing an HTS FCL," IEEE Trans. Appl. Supercond., vol 11, no. 1, part II, pp. 2042-2045, March 2001 https://doi.org/10.1109/77.920256
  5. M. Tsuda, Y. Mitani, K. Tsuji, and K. Kakihana, "Application of resistor based superconducting fault current limiter to enhancement of power system transient stability," IEEE Trans. Appl. Supercond., vol. 11, no. 1, part II, pp. 2122-2125, March 2001 https://doi.org/10.1109/77.920276
  6. K. Hongesombut, Y. Mitani and K. Tsuji, "Optimal location assignment and design of superconducting fault current limiters applied to loop power systems," IEEE Trans. Appl. Supercond., vol. 13, no.2. part II, pp. 1828-1831, June 2003. https://doi.org/10.1109/TASC.2003.812901
  7. M. Steurer, M. Noe, and F. Breuer, "Fault current limiters - R&D status of two selected projects and emerging utility integration issues," in Proc. 2004 IEEE Power Engineering Society General Meeting, vol. 2, pp. 1423-1425, June 2004 https://doi.org/10.1109/PES.2004.1373102
  8. E. Leung, B. Burley, N. Chitwood, H. Gurol, G. Miyata, D. Morris, L. Ngyuen, N. O'Hea, D. Paganini, S. Pidcoe, P. Hlaldar, M. Gardner, D. Peterson, H. Beonig, J. Cooley, Y. Coulter, W. Hults, C. Mielke, E. Roth, J. Smith, S. Ahmed, A. Rodriguez, A. Langhorn, M. Gruszczynski, and J. Hoehn, "Design and development of a 15 kV, 20 kA HTS fault current limiter," IEEE Trans. Appl. Supercond., vol. 10, no. 1. pp. 832-835, March 2000 https://doi.org/10.1109/77.828360
  9. W. V. Hassenzahl, D. W. Hazelton, B. K. Johnson, P. Komarek, M. Noe, and C. T. Reis, "Electric power applications of superconductivity," in Proc. IEEE, vol. 92, no. 10, pp. 1655-1674, Oct. 2004 https://doi.org/10.1109/JPROC.2004.833674
  10. J.-Y. Kim, H.-K. Choi, and J.-Y. Yoon, "A study on the application impacts on Korean Power System by introducing SFCL," KIEE Intern. Trans. Power Engineering, vol. 3-A, no. 1, pp 1-6, 2003
  11. J.-Y. Kim, S.-R. Lee, and J.-Y. Yoon, "Evaluation of the application scheme of SFCL in power systems," KIEE Intern. Trans. Power Engineering, vol. 4-A, no. 4, pp. 221-226, Dec. 2004
  12. S. -R. Lee, J.-Y. Kim, H.-K. Choi, and J.-Y. Yoon, "Feasibility study on the application of 154kV SFCL in Korean Power System," KIEE Trans., vol. 53, no. 12, pp. 661-669, 2004
  13. Korea Electrotechnology Research Institute, Modeling and protection of superconducting devices, Ministry of Education, Science and Technology, July 2004
  14. J.-Y. Yoon, J.-Y. Kim, and S.-R. Lee, "Resistive SFCL EMTDC modeling by using probabilistic design methodology," KIEE Intern. Trans. Power Engineering, vol. 4-A, no. 2, pp. 69-72, 2004