참고문헌
- International technology roadmap for semiconductor 2004 edition. Available from: (http://public.itrs.net)
- F. Balestra, S. Cristoloveanu, M. Benachir, J. Birni, and T. Elewa, "Double gate silicon-oninsulator transistor with volume inversion: a new device with greatly enhanced performance," IEEE Electron Device Letters, vol. 8, pp. 410-412, 1987 https://doi.org/10.1109/EDL.1987.26677
- R. H. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: from bulk to SOI to bulk," IEEE Trans Electron Devices, vol. 39, pp. 1704-1710, 1992 https://doi.org/10.1109/16.141237
- J.G. Fossum, M.M. Chowdhury, V.P. Trivedi, T.-J. King, Y.-K. Choi, J. An, and B. Yu, "Physical insights on design and modeling of nanoscale FinFETs," in Proc. IEDM Tech. Dig., pp. 679-682, 2003
- R. J. Luyken, T. Schultz, J. Hartwich, L. Dreeskornfeld, M. Stadele, and L. Risch, "Design considerations for fully depleted SOI transistors in the 25-50 nm gate length regime," Solid-State Electronics, vol. 47, pp. 1199-1203, 2003 https://doi.org/10.1016/S0038-1101(03)00038-8
- A. Kawamoto, S. Sato, and Y. Omura, "Engineering S/D diffusion for sub-100-nm channel SOI MOSFETs," IEEE Trans Electron Devices, vol. 51, pp. 907-913, 2004 https://doi.org/10.1109/TED.2004.827360
- R. S. Shenoy, and K. C. Saraswat, "Optimisation of extrinsic source/drain resistance in ultrathin body double-gate FETs," IEEE Trans Nanotechnology, vol. 2, pp. 265-270, 2003 https://doi.org/10.1109/TNANO.2003.820780
- T. C. Lim and G. A. Armstrong, "Parameter sensitivity for Optimal design of 65 nm node double gate SOI transistors," Solid-State Electronics, vol. 49, pp. 1034-1043, 2005 https://doi.org/10.1016/j.sse.2005.03.023
- A. Kranti and G. A. Armstrong, "Performance assessment of nanoscale double and triple gate FinFETs," Semiconductor Science and Technology, vol. 21, pp. 409-421, 2006 https://doi.org/10.1088/0268-1242/21/4/002
- K. K. Young, "Short channel effects in fully depleted SOI MOSFETs," IEEE Trans. Electron Devices, vol. 36, pp. 399-401, 1989 https://doi.org/10.1109/16.19942
- K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, "Scaling theory for double-gate SOI MOSFETs," IEEE Trans Electron Devices, vol. 40, pp. 2326-2329, 1993 https://doi.org/10.1109/16.249482
- Y. Tosaka, K. Suzuki, and T. Sugii, "Scaling Parameter Dependent Model for Subthreshold Swing (S) in Double-Gate SO1 MOSFET's," IEEE Trans Electron Devices, vol. 15, pp. 466 - 468, 1994 https://doi.org/10.1109/55.334669
- S. R. Banna, P. C. H. Chan, P. K. Ko, C. T. Nguyen, and M. Chan, "Threshold voltage model for deep-submicrometer fully depleted SOI MOSFETs," IEEE Trans. Electron Devices, vol. 42, pp. 1949-1955, 1995 https://doi.org/10.1109/16.469402
- A. Kranti and G. A. Armstrong, "Engineering source/drain extension regions in nanoscale double gate (DG) SOI MOSFETs: Analytical model and design considerations," Solid - State Electronics, vol. 50, pp. 437 - 447, 2006 https://doi.org/10.1016/j.sse.2006.02.012
-
A. Kranti and G. A. Armstrong, "Optimization of the source/drain extension region profile for suppression of short channel effects in sub-50 nm DG MOSFETs with high-
$\kappa$ gate dielectrics," Semiconductor Science and Technology, vol. 21, pp. 1563-1572, 2006 https://doi.org/10.1088/0268-1242/21/12/011 - X. Liang and Y. Taur, "A 2-D Analytical Solution for SCEs in DG MOSFETs," IEEE Trans Electron Devices, vol. 51, pp. 1385-1391, 2004 https://doi.org/10.1109/TED.2004.832707
- J.-S. Park, S.-Y. Lee, H. Shin, and R. W. Dutton, "Analytical analysis of short-channel effects in MOSFETs for sub-100 nm technology," Electronics Letters., vol. 38, 1222-1223, 2002 https://doi.org/10.1049/el:20020797
- D. J. Frank, Y. Taur, and H. S. P. Wong, "Generalized scale length for two dimensional effects in MOSFETs," IEEE Electron Device Letters, vol. 19, vol. 385-387, 1998 https://doi.org/10.1109/55.720194
-
D. J. Frank and H. S. P. Wong, "Analysis of the design space available for high-
$\kappa$ gate dielectrics in nanoscale MOSFETs," Supperlattices and Microstructures, vol. 28, pp. 485-491, 2000 https://doi.org/10.1006/spmi.2000.0952 -
S. Gannavaram, N. Pesovic, and M. C. Ozturk, "Low temperature (
$\leq$ 800$^{\circ}C$ ) recessed junction selective silicon-germanium source/drain technology for sub-70nm CMOS," in Proc. IEDM Tech. Dig., pp. 437-440, 2000 - B. Yu, Y. Wang, H. Wang, Q. Xiang, C. Riccobene, S. Talwar, and M.-R. Lin, "70nm MOSFET with ultra-shallow abrupt and superdoped S/D extension implemented by laser thermal process (LTP)," in Proc. IEDM Tech. Dig., pp.509-512, 1999
- A. Kranti, Y. Hao, and G.A. Armstrong, "Performance projections and design optimization of planar double gate SOI MOSFETs for logic technology applications," Semiconductor Science and Technology, vol. 23, article 045001, 2008
- A. Kranti and G.A. Armstrong, "Design and optimization of FinFETs for ultra-low-voltage analog applications," IEEE Trans. Electron Devices, vol. 54, no.12, pp. 3308-3316, 2007 https://doi.org/10.1109/TED.2007.908596
피인용 문헌
- Non-Overlapped Single/Double Gate SOI/GOI MOSFET for Enhanced Short Channel Immunity vol.9, pp.3, 2009, https://doi.org/10.5573/JSTS.2009.9.3.136