
IIPS를 위한 빔 조향 n위상 광 ULSI 프로세서 디자인

이창기* · 임형규*

Design of Beam Steering n-phase OPTO-ULSI Processor for IIPS

Chang-Ki Lee* · Hyung-Kyu Lim*

<요약>

본 논문은 다중기능 광 네트워크에 있어서 256위상 광 ULSI 프로세서를 구현하기 위한 최적위상 도출에 관해 연구한다. 이미 구성된 8위상 프로세서를 실험 및 평가를 위한 기반으로 사용한다. 이 연구에서는 액정의 비선형성을 상쇄시킬 수 있는 최적의 위상을 찾아내어 보다 큰 규모의 광 ULSI 프로세서 구현이 가능하게 한다. 이는 집적화된 지능형 광자유도 시스템(IIPS)에 사용되는 빔 조종 8위상 광 ULSI 프로세서에 기초하여 구현 된다.

ABSTRACT

This project investigates an optimum phase design implementing a 256 phase Opto-ULSI processor for multi-function capable optical networks. The design of an 8 phase processor is already in construction and will provide the initial base for experimentation and characterization. The challenge is to be able to compensate for the non-linearity of the liquid crystal, find an optimum phase, and implement a larger scale Opto-ULSI processor. This research is oriented around the initial development of an 8 phase Opto-ULSI processor that implements a Beam Steering(BS) Opto-ULSI processor(OUP) for integrated intelligent photonic system(IIPS), while investigating the optimal phase characteristics and developing compensation for the non-linearity of liquid crystal.

키워드

Integrated intelligent photonic system, Opto-ULSI processor

I. Introduction

In this age, the era of multimedia, there has been a tremendous bandwidth explosion in communication networks. High speed, long-distance and voluminous data transfers for data, voice, speech and moving

images has come to be accepted as normal. These high bandwidth applications as well as use of the Internet as primary medium for data communication mean that there is currently an exponential growth of data traffic across the public communications networks.

* 신경대학교 인터넷정보통신학과

접수일자 : 2008. 07. 25

The facilitation of this high bandwidth demand and these new multimedia services is through the use of fiberoptic technologies combined with application specific ULSI, which nowadays includes this concept of Opto-Electronic Integrated Circuits(OEIC). OEICs generally include optical components coupled with electronic ICs whose example is the Opto-ULSI processor[1, 2]. This research develops innovative concepts utilizing memory based pixels combined with 256 phase circuits for a Liquid Crystal on Silicon(LCoS) Opto-ULSI processor facilitate the implementation of intelligent reconfigurable photonic components and systems that provide high-bandwidth, ultra-parallel operation, and dynamic data interconnects.

These new integrated intelligent photonic components will provide the new foundations for a future in which sensing, imaging, information processing and communication systems and networks will be pervasive. The steering and multicasting capability of this technology makes the Opto-ULSI processor exceptional for many applications, such as reconfigurable optical add/drop multiplexing, tunable optical filtering, dynamic spectral equalization and variable true-time delay synthesis, dynamic optical interconnects, intelligent passive optical networks (PON), and adaptive photonic signal processing.

Furthermore, the wavelength demultiplexing capability of the Opto-ULSI processor can be used to achieve dynamic add/drop multiplexing, tunable optical filtering, dynamic spectral equalization and variable true-time delay. These features also make the system ideal for mobile multimedia type applications and, as all the components are based on standard CMOS technologies, it should also be suitable for low cost, low power consumer products[3].

II. Beam Steering Opto-ULSI Cell

An Opto-ULSI processor can steer a collimated beam with very high efficiency by applying an appropriate virtual blazed phase grating on the top layer of the silicon. Fig. 1(a) shows the architecture of liquid-crystal 1x2switch. It controls the polarized beam splitter to the desired states by the birefringent plate at the input. Without applying a bias, the laser passes through the liquid crystal and the polarization beam splitter with the same polarization.

By applying a specific voltage on the liquid-crystal spatial modulator, it is rotated the liquid crystal molecules and resulted in changing the direction of the beam propagating through it. With sufficient voltage, the laser polarization may rotate to orthogonality. The polarization beam splitter then reflects the lasers to the other output port.




Fig. 1. (a) Architecture of a liquid-crystal 1x2 switch, (b) the architecture of a 1xN Opto-ULSI-based optical switch.

Fig. 1(b) shows the concept of a $1 \times N$ Opto-ULSI-based optical switch. In this structure, a Fourier lens is used to convert the light emerging from an input optical fiber into a collimated beam with a suitable beam diameter. Then an appropriate holographic diffraction grating is uploaded onto the Opto-ULSI processor. By changing the pitch of the blazed grating the collimated beam is steered and reflected back along a desired direction so that the Fourier lens focuses the steered beam and couples it into an output fiber port [4].




Fig. 2. Architecture of an LC add/drop switch.

Figure 2 shows the architecture of a 2×2 add/drop switch. Without applying voltages on both liquid-crystal modulators, the input port connects to the drop port and the add port connects to the output port. With biasing voltages on the liquid-crystal modulators, the lasers from the input port are reflected by two polarization beam splitters to the output port while the lasers from the add port are terminated in the optical cavity. The add/drop switch provides functionality of switching signals at the add/drop mode and protection of looping back added signals back to the drop port at the through mode [5].

An Opto-ULSI processor is a real-time reconfigurable device capable of impressing information onto an optical wavefront. Light phase modulation of Opto-ULSI processors may exist in many forms [6, 9]. Fig. 3 shows a schematic cross

section through the pixel of a LCoS device. The device is illuminated with polarized light from above. A voltage between the pixel mirror and the common Indium Tin Oxide (ITO) counter electrode controls the state of the LC and hence the amount of the incident light reflected by the pixel.




Fig. 3. Schematic cross section through LCoS pixel.

The voltage is maintained through the use of some form of a storage element within the pixel. The applications of such devices are manifold and include information display, coherent optical data processing, data routing and holography. The overall field of Opto-ULSI processors has been reviewed in the past [3].

There are currently two design types of Opto-ULSI processors. The first is based on Dynamic Random Access Memory(DRAM) while the other is founded on Static Random Access Memory(SRAM). In the DRAM design, each pixel consists of single transistor, grounded capacitor for information storage, and the top metal mirror. Since the information is stored as charge on the capacitor, this charge slowly leaks away so that the cell needs to be refreshed periodically. As a result, we have adopted the SRAM design, in which each memory cell is made up of the 6 transistors hence an 8-phase pixel is made up of the 3 memory cells, the multiplexer and the top metal mirror.

In the 8 phase Opto-ULSI SRAM design, the function of the pixel is to switch one of eight phase input signals, translate one of the selected signal to a higher voltage(3.3 volts), and apply it to the top metal mirror (metal 6 in this chip). In each pixel there are three bits of data storage, which are based

on three static RAM cells. The SRAM cells are based on a traditional six-transistor(6T) cell [6, 7], comprised of two back to back inverters and input isolation transistors.

The six bit line/bit bar signals are all low voltage(1.8 volts). They are de-multiplexed through the multiplexer. The output voltage of the multiplexer is applied to a biased high-voltage inverter which has 2 transistors capable of 3.3V. Figure 4 shows the schematic of an 8 phase Opto-ULSI processors SRAM pixel.




Fig. 4. Schematic diagram of pixel with 6T SRAM cell.

Fig. 5 shows the layout for one pixel and for the pixel array. In this design, there are 2 voltage sources: 1.8 V for the SRAM cell and multiplexer and 3.3 V for a biased high-voltage inverter. The low voltage(1.8V) area is separated from the high voltage(3.3V) area using trench isolation as shown in Figure 5 where the area of the pixel is the world smallest size of 81m². The pixel simulation consists of a transient simulation which simulates read/write operations into and from the SRAM cells and also simulates the functionality of the switch and the high voltage inverter.

Fig. 6 shows the simulation setup for the read/write operation of the SRAM cell. To write data to a cell, the write driver has to force the value into the cell and has to be able to overpower the transistors around the cell, which is critical, especially when a '0' has to be written.




Fig. 5. VLSI Layout for (a) one pixel (9m x 9m) and (b) for the pixel array.

At the same time, when a read cycle is taking place or the circuit is simply not enabled, the write circuitry has to be completely cut-off from the other processes. This necessitates a tri-state device, which is enabled by write enable (WE) and write data (WD) allowing the data to be written. It is important in Figure 6 that the




Fig. 6. Simulation setup for the read/write operation of SRAM.

transistors driving the write driver circuitry are large, allowing the appropriate value to be written..

III. Opto-ULSI Processor

3. 1 8-Phase Array Design

The total array size is 1024×1024 pixels in this design as shown in Fig. 7. The array is divided into four blocks, each having 512×512 pixels. This is done to make the array as symmetric as possible and also to minimize the loading on the bit and ws lines. The control signals can be fed from the sides of the array minimizing any increase in complexity.




Fig. 7. Schematic of the array design.

At the boundaries of the blocks, and between the row and column decoders, the power and ground lines are connected together whilst the intra-block signal lines are kept isolated. To accommodate the isolation of the signal lines, there is a small physical gap of 1 m between the blocks, which will have a negligible effect on the optical properties of the OPTO-ULSI processor and will result in optimized high density of the system.

3. 2 Decoder Design for Opto-ULSI Processor

The decoding in this chip is performed separately for each block. The address lines are divided into two bits for selecting the block, six bits for selecting the columns, and 9 bits for selecting the rows. For the 8-phase SRAM design, NOR/NAND decoder is selected instead of other decoders in this design. To decrease potential glitches during signal transition, a SR latch is used in the address line. Fig. 8 shows the schematic for the NOR/NAND type decoder ensuring the data validity and low power dissipation.

The proposed 256 phase Opto-ULSI processor is 12×12 mm in size with a 90% fill factor inclusive of the processing and interconnection circuitry. Layout of this device is depicted in Fig. 5(a) and (b). For an n-phase Opto-ULSI processor, a different impleme-

ntation scheme must be utilized than that used for the 8 phase processor.




Fig. 8. NAND/NOR Decoder.

The latter is implemented using an SRAM and a Multiplexer, but the former will have to use an alternative method, potentially using a shift register/counter instead of simple memory. There will be a corresponding increase in relative complexity, with the change from memory to register accounting for around 170 to 190 transistors per pixel alone.

3. 3 Proposed Opto-ULSI Processor

The main aim of this design is to investigate the possibility of finding an optimum phase fro a specific application and implementing and a 256 phase Opto-ULSI processor for multi-function capable optical networks. The design of an 8 phase Opto-ULSI processor is already under construction as discussed in Section 3.1 and 3.2, and will provide the initial base for experimentation. Therefore the challenge will be to compensate for the non-linearity of the liquid crystal, find an optimum phase, and implement an Opto-ULSI processor.

The research proposed in this research is oriented around the initial development of an 8 phase Opto-ULSI processor that is implemented in Opto-ULSI hardware, while focusing on the optimum phase and compensating for the non-linearity of liquid crystal. Fig. 10 shows the block diagram for n-phase array design for which this study is based. In this design, each pixel needs 8 bit linear shift register and a global clock for generating the

different phase value. Fig. 9 illustrates the basic pixel of an n-phase Opto-ULSI processor.




Fig. 9. Basic block diagram of a proposed pixel.

A shift register consists of D flip-flop stages connected by a global clock that controls the input and output timing action of the flip-flops. The global clock runs at 256 times the phase clock, and a singular global circuit is added which generates the ITO signal, to get each different 256 phase. However, the main disadvantage of this circuit is the power required due to switching. To minimize the power consumption, gray code which is a special binary code that utilizes a single bit to change from one consecutive number to another is used in this design. The layouts and verification for the proposed 256 Opto-ULSI processor will be completed using 0.18m process and fabricated in the near future.




Fig. 10. Block diagram for n-phase array design.

IV. Conclusions

This research presents the realization of a beam processor using Opto-ULSI technology that will be the "work-horse" of optical beam processing such as WDM, OXC, Add/Drop Multiplexing, proposing the implementation of 1 million pixel 8 phase Opto-ULSI processor using LC(Liquid Crystal) on 0.18m CMOS silicon technology as part of a "sea-of-pixel" approach and, directing towards realization of a 256 phase sea-of-pixels Opto-ULSI processor that introduces a significant advantage in applications whereby it is necessary to minimize cross-talk between optical channels. A novel concept of gray coded switching activity and NAND-NOR combined decoder for low power consumption and of compact layout optimization for high density design is also presented to design the 256 phase OUP system.

References

- [1] S.S. Lee, L.S. Huang, C.J. Kim, and Ming C. Wu, "Free-Space Fiber-Optic Switches Based on MEMS Vertical Torsion Mirrors," IEEE Journal of Lightwave Technology, Vol. 17, No. 1, pp. 7 - 13, Jan.1999.
- [2] M. Lee, Seung-Min Lee and Kamran Eshraghian "Opto-VLSI 4G MCS for Ultra-High Speed Digital Image Transmission," ICT '2003, pp. 1670-1674, Papeete, Feb., 2003.
- [3] John A. Neff, Ravinda A. Athale, and Sing H. Lee, "Two-Dimensional Spatial Light Modulators," Proceedings of The IEEE, Vol. 78, No. 5, pp. 826-855, May, 1999.
- [4] Ahderom, S., Raisi, M., Lo, K., Alameh, K.E., and Mavaddat, R., "Applications of liquid crystal spatial light modulators in optical communications," IEEE 5th International Conf. on High-speed Networks and Multimedia Communications, HSNMC'02, Korea, pp. 239-243, July 2002.
- [5] Jung-Chih Chiao, "Liquid-Crystal Optical Switches," The 2001 Optical Society of America Topical Meetings, Photonics in

Switching, June 11-15 2001, Monterey, CA, Invited Paper.

- [6] I. Underwood, "Ferroelectric liquid crystal over silicon spatial light modulators - principle, practice and prospects," O.S.A. Trends in Optics and Photonics, Vol. 14, pp. 76-88, 1997.
- [7] M. Yamaoka, K. Osada, and K. Ishibashi, "0.4-V Logic Library Friendly SRAM Array Using Rectangular-Diffusion Cell and Delta-Boosted-Array-Voltage Scheme," Symposium on VLSI Circuits Digest of Technical Papers, 2002.
- [8] S. Kawashima, T. Mori, R. Sasagawa, M. Hamamimoto, S. Wakayama, K. Sukegawa, and I. Fukushi, "A Charge-Transfer Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 793-799, MAY 1998.
- [9] K.M. Johnson, D.J. McKnight, and I. Underwood, "Smart Spatial Light Modulators Using Liquid Crystals On Silicon," IEEE Journal of Quantum Electronics, vol. 29, pp. 699-714, 1993.

저자 소개



이창기(Lee Chang-Ki)

1988 전북대학교 공과대학 전자공학과 학사
1990 전북대학교 대학원 전자공학 석사
1994 전북대학교 대학원 전자공학 박사
2005년~현재 신경대학교 인터넷정보통신학과 조교수
※ 주관심분야 : VLSI 설계, 컴퓨터 네트워크



임형규(Im Hyung-Kyu)

1982 전북대학교 공과대학 전자공학과 학사
1985 전북대학교 대학원 전자공학 석사
1996 전북대학교 대학원 전자공학 박사
2007년~현재 신경대학교 인터넷정보통신학과 조교수
※ 주관심분야 : 신호처리, 음성인식