A JTAG Protection Method for Mobile Application Processors

모바일 애플리케이션 프로세서의 JTAG 보안 기법

  • Published : 2008.04.01

Abstract

In this paper, we suggest a practical and flexible system architecture for JTAG(Joint Test Action Group) protection of application processors. From the view point of security, the debugging function through JTAG port can be abused by malicious users, so the internal structures and important information of application processors, and the sensitive information of devices connected to an application processor can be leak. This paper suggests a system architecture that disables computing power of computers used to attack processors to reveal important information. For this, a user authentication method is used to improve security strength by checking the integrity of boot code that is stored at boot memory, on booting time. Moreover for user authorization, we share hard wired secret key cryptography modules designed for functional operation instead of hardwired public key cryptography modules designed for only JTAG protection; this methodology allows developers to design application processors in a cost and power effective way. Our experiment shows that the security strength can be improved up to $2^{160}{\times}0.6$second when using 160-bit secure hash algorithm.

Keywords

References

  1. R.F. Buskey, B.B. Frosik, "Protected JTAG", Proceedings of the 2006 International Conference Workshops on Parallel Processing, pp. 405-414, 2006
  2. ARM, Designing with TrustZone - Hardware Requirements, Retrieved August, 2007, from http://www.arm.com/pdfs/TrustZone_Hardware_Requir ements.pdf
  3. B. Schneier, Applied cryptography, 1996
  4. 원동호, 현대 암호학, 도서출판 그린, 2006
  5. A. Ashkenazi, Security Features in the i.MX31 and i.MX31L Multimedia Applications Processors, Retrieved August, 2007, from http://www.freescale.com/files/32bit/doc/white_paper/I MX31SECURITYWP.pdf
  6. J. Grand, "Practical Secure Hardware Design for Embedded Systems", presented at the Embedded Systems Conference, San Francisco, California, March 29, 2004
  7. IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1, 2001
  8. Proven Security IP for Next-Generation SOCs, Retrieved November, 2007, from http://www.safenet-inc.com/solutions/dev/intProp.asp
  9. Am29LV800D datasheet, Retrieved November, 2007, from http://www.amd.com/us-en/assets/content_type/white_ papers_and_tech_docs/Am29LV800D_00_A4_E.pdf
  10. 주학수, 주홍돈, 김승주, "고속 암호연산 프로세서 개 발현황", 한국정보보호학회지, 1598-3978, 제12권3호, pp. 48-56, 2002