정보와 통신 (Information and Communications Magazine)

한국통신학회 (The Korean Institute of Commucations and Information Sciences)
권호 표지

A Low Power Design of H.264 Codec Based on Hardware and Software Co-design

  • 발행 : 2008.11.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

In this paper, we present a low-power design of H.264 codec based on dedicated hardware and software solution on EMP(ETRI Multi-core platform). The dedicated hardware scheme has reducing computation using motion estimation skip and reducing memory access for motion estimation. The design reduces data transfer load to 66% compared to conventional method. The gate count of H.264 encoder and the performance is about 455k and 43Mhz@30fps with D1(720x480) for H.264 encoder. The software solution is with ASIP(Application Specific Instruction Processor) that it is SIMD(Single Instruction Multiple Data), Dual Issue VLIW(Very Long Instruction Word) core, specified register file for SIMD, internal memory and data memory access for memory controller, 6 step pipeline, and 32 bits bus width. Performance and gate count is 400MHz@30fps with CIF(Common Intermediated format) and about 100k per core for H.264 decoder.

키워드

참고문헌

  1. ISO/IEC 14496-10 International Standard (ITU-T Rec. H.264)
  2. Alexis Michael Tourapis, 'Direct Mode Coding for Bipredictive Slices in the H.264 Standard,' IEEE Trans. on Circuits Syst, for Video Technol., vol, 15, no. 1, Jan. 2005, pp. 119-126 https://doi.org/10.1109/TCSVT.2004.837021
  3. Seongmo Park, A MPEG-4 video codec chip with low power scheme for mobile application, IEICE Transaction Fundamentals, Vol.E86-A, No.6, pp1353-1363,June.2003
  4. Seongmo Park, VLSI implementation of H.264 video decoder for mobile multimedia application, ETRI Journal,Vol.28, pp525-528.Aug.2006 https://doi.org/10.4218/etrij.06.0206.0009
  5. S. M. Park et al., 'A Single-Chip Video/Audio Codec for Low Bit Rate Application,' ETRI J., vol. 22, no. 1, Mar. 2000, pp. 20-29
  6. Takashi, H. et al., 'A 90mW MPEG4 Video Codec LSI with the Capability for Core Profile,' ISSCC Digest of Technical Papers, Feb. 2001, pp.140-141
  7. Jun-Young, et al., 'A 100Mhz ASIP for CAVLD of H.264 decoder,' ISCAS2008 Proceeding, May. 2008, pp. 3462-3465
  8. Jae-Jin Lee, et al., 'Design of Application Specific Processor and Compiler for H.264 CAVLC Decoding' , ITC-CSCC 2008 Proceeding, July, 2008, pp. 189-192
  9. Sukho Lee, et al., 'A 40Mhz dedicated hardware H.264/AVC video encoder with the reducing memory access scheme' ISCE 2008 Proceeding, April 2008