DOI QR코드

DOI QR Code

Analysis of Subthreshold Behavior of FinFET using Taurus

  • Published : 2007.03.31

Abstract

This paper investigates the subthreshold behavior of Fin Field Effect Transistor (FinFET). The FinFET is considered to be an alternate MOSFET structure for the deep sub-micron regime, having excellent device characteristics. As the channel length decreases, the study of subthreshold behavior of the device becomes critically important for successful design and implementation of digital circuits. An accurate analysis of subthreshold behavior of FinFET was done by simulating the device in a 3D process and device simulator, Taurus. The subthreshold behavior of FinFET, was measured using a parameter called S-factor which was obtained from the $In(I_{DS})\;-\;V_{GS}$ characteristics. The value of S-factor of devices of various fin dimensions with channel length $L_g$ in the range of 20 nm - 50 nm and with the fin width $T_{fin}$ in the range of 10 nm - 40 nm was calculated. It was observed that for devices with longer channel lengths, the value of S-factor was close to the ideal value of 60 m V/dec. The S-factor increases exponentially for channel lengths, $L_g\;<\;1.5\;T_{fin}$. Further, for a constant $L_g$, the S factor was observed to increase with $T_{fin}$. An empirical relationship between S, $L_g$ and $T_{fin}$ was developed based on the simulation results, which could be used as a rule of thumb for determining the S-factor of devices.

Keywords

References

  1. D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor, and C. Hu, 'FinFET - A Self-Aligned Double-Gate MOSFET Scalable to 20nm,' IEEE Trans. Electron Devices, Vol. 47 no: 12, pp. 2320 -2325, Dec. 2000 https://doi.org/10.1109/16.887014
  2. J.R. Brews, 'Subthreshold Behavior of Uniformly and Nonuniformly Doped Long-Channel MOSFET,' Electron Devices, IEEE Transactions on, Vol. ED-26, no. 9, pp. 1282 -1291, Sep. 1979 https://doi.org/10.1109/T-ED.1979.19594
  3. Taurus, Version 2002.4, Synopsys Corp., Mountain View, CA, 2002
  4. X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E.H. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, 'Sub 50-nm P-Channel FinFET,' Electron Devices Meeting, 1999. IEDM Tech. Digest. International, pp. 67-70, 5-8 Dec. 1999 https://doi.org/10.1109/16.918235
  5. Z. Krivokapic, W. Maszara, K. Achutan, P. King, J. Gray, M. Sidorow, E. Zhao, J. Zhang, J. Chan, A. Marathe, and M.-R. Lin, 'Nickel silicide metal gate FDSOI devices with improved gate oxide leakage,' Electron Devices Meeting, 2002. IEDM '02. Digest. International, pp. 271-274, 8-11 Dec. 2002 https://doi.org/10.1109/IEDM.2002.1175830

Cited by

  1. As channel capping layer vol.5, pp.6, 2015, https://doi.org/10.1063/1.4922190