Model-based Estimation of Production Parameters of Electronics FAB Equipment

모델기반의 전자부품 FAB설비 생산기준정보 추정

  • 강동훈 (한국과학기술원 산업공학과) ;
  • 김민규 (한국과학기술원 산업공학과) ;
  • 최병규 (한국과학기술원 산업공학과) ;
  • 박범철 (삼성전자 HDD 센터)
  • Published : 2007.06.30

Abstract

In this paper, we propose a model-based approach to estimating production parameters of semiconductor FAB equipment. For FAB scheduling, for example, we need to know equipment's production parameters such as flow time, tact time, setup time, and down time. However, these data are not available, and they have to be estimated from material move data such as loading times and unloading times that are automatically collected in modern automated semiconductor FAB. The proposed estimation method may be regarded as a Bayes estimation method because we use additional information about the production parameters. Namely, it is assumed that the technical ranges of production parameters are known. The proposed estimation method has been applied to a LCD FAB, and found to be valid and useful.

Keywords

References

  1. Arisha, A. and Young, P. (2004), Intelligent Simulation-based Lot Scheduling of Photolithography Toolsets in a Wafer Fabrication Facility, Proceedings of the 2004 Winter Simulation Conference, 2,1935-1942
  2. Bae, D. S., Lee, N. Y., Kwon, H. M., Jang, J. S., Cha, M. S., Yoon, W. Y., Kim, M. S., and Lee, M. G. (2004), Theory of Statistics and Application, Chung-moon-gak, Seoul, Korea
  3. Choi, B. K. (2004), Samsung Electro-Mechanics MES ISP Report
  4. Hsieh, B. W., Chen, C. H., and Chang, S. C. (2001), Scheduling Semiconductor Wafer Fabrication by Using Ordinal Optimization-Based Simulation, IEEE Transactions on Robotics and Automation, 17(5), 599-608 https://doi.org/10.1109/70.964661
  5. Jeong, I. J. and Lee, Y. S. (2005), A Case Study of the Development of Standard Production Information System in TFT-LCD Factory, Journal of the Society of Korea Industrial and Systems Engineering, 28(1), 41-48
  6. Kim, K. Y., Lee, J. H., Kang, C. H., and Kim, K. H. (2005), A Simulation Study for Analyzing an on-Demand Semiconductor Wafer Process, IE Interfaces, 18(1), 22-34, March 2005
  7. Lee, Y. H., Cho, H. M., Park, J. K., Lee, B. K. (1999), Scheduling Simulator for Semiconductor Fabrication Line, IE Interfaces, 12(2),437-447
  8. Potoradi, J., Boon, O. S., Mason, S. J., and Fowler, J. W. (2002), U sing Simulation-based Scheduling to Maximize Demand Fulfillment in a Semiconductor Assembly Facility, Proceedings of the 2002 Winter Simulation Conference, 2,1857-1861
  9. Shikalgar, S. T., Fronckowiak, D., and MacNair, E. A. (2002), 300mm Wafer Fabrication Line Simulation Model, Proceedings of the 2002 Winter Simulation Conference, 2, 1365-1368
  10. Upasani, A. A., Uzsoy R., and S ouriraj an, K. (2006), A Problem Reduction Approach for Scheduling Semiconductor Wafer Fabrication Facilities, IEEE Transactions on Semiconductor Manufacturing, 19(2), 216-225 https://doi.org/10.1109/TSM.2006.873510