References
- B. Murari, F. Bertotti, and G. A. Vignola, Smart Power ICs, New York, springer, 1995
- 박훈수, 이영기, '공정 및 설계 변수가 고전압 LDMOSFET의 전기적 특성에 미치는 영향', 전기전자재료학회논문지, 17권, 9호, p. 911, 2004
- 문승현, 강이구, 성만영, 김상식, '스마트 파워 IC를 위한 P+ driver 구종의 횡형 트렌치 IGBT', 전기전자재료학회논문지, 14권, 7호, p. 546, 2001
-
V. Parthasarathy, R. Zhu, W. Peterson, M. Sunino, and R. Baird, 'A 33 V,
$0.25 M{\Omega}\;mm^2$ n-channel LDMOS in a 0.65${\mu}m$ smart power technology for 20-30 V application', Proc. 10th ISPSD, p. 61, 1998 - M. Zitouni, F. Morancho, P. Rossel, H. Tranduc, J. Buxo, and I. Pages, 'A new concept for the lateral DMOS transistor for smart power ICs', Proc, 11th ISPSD, p. 73, 1999
-
C. Y. Tsai, T. Efland, S. Pendharkar, J. Mitros, A. Tessmer, J. Smith, J. Erdeljac, and L. Hutter, '16-60 V rated LDMOS show advanced performance in an 0.72
${\mu}m$ evolution BiCMOS power technology', IEDM Tech. Dig., p. 367, 1997 - K. Konishita, Y. Kawaguchi, T. Sano, and A. Nakagawa, '20 V LDMOS optimized for high drain current conditions which is better, n-epi or p-epi?', Proc. 11th ISPSD, p. 59, 1999
- 강이구, 성만영, '레치업 특성의 개선과 고속스위칭 특성을 위한 다중 게이트 구조의 새로운 LIGBT', 전기전자재료학회논문지, 13권 5호, p. 371, 2000
- H.-W. Kim, I.-Y. Park, Y.-I. Choi, and S.-K. Chung, 'Breakdown voltage and on-resistance of the multi-resurf SOI LDMOSFET with recessed source', Physica Scripta T101, p. 18, 2002 https://doi.org/10.1238/Physica.Topical.101a00018
- Silvaco TCAD Manuals, ATLAS, ATHENA, Silvaco International Co. USA
- Y. Kawaguchi, K. Nakamura, A. Yahata, and A. Nakagawa, 'Predicted electrical characteristics of 4500 V super multi-resurf MOSFET', Proc. 11th ISPSD, p. 95, 1999