

# Single-Electron Logic Cells and SET/FET Hybrid Integrated Circuits

S.J. Kim\*, C.K. Lee\*, J.U. Lee\*, S.J. Choi\*, J.H. Hwang\*, S.E. Lee\*, J.B. Choi\*,  
K.S. Park\*\*, W.H. Lee\*\*\*, I.B. Paik\*\*\*\*, and J.S. Kang\*\*\*\*\*

**Abstract**—Single-electron transistor (SET)-based logic cells and SET/FET hybrid integrated circuits have been fabricated on SOI chips. The input-output voltage transfer characteristic of the SET-based complementary logic cell shows an inverting behavior where the output voltage gain is estimated to be about 1.2 at 4.2K. The SET/FET output driver, consisting of one SET and three FETs, yields a high voltage gain of 13 and power amplification with a wide-range output window for driving next circuit. Finally, the SET/FET literal gate for a multi-valued logic cell, comprising of an SET, an FET and a constant-current load, displays a periodic voltage output of high/low level multiple switching with a swing as high as 200mV. The multiple switching functionality of all the fabricated logic circuits could be enhanced by utilizing a side gate incorporated to each SET component to enable the phase control of Coulomb oscillations, which is one of the unique characteristics of the SET-based logic circuits.

**Index Terms**—Silicon single-electron transistor(SET), SET complementary logic cell, SET output driver, SET/FET hybrid integrated circuit, SET/FET literal gate, SET/FET multi-functional logic cell

## I. INTRODUCTION

In the future tera-bit-scale integrated circuits the power consumption per chip becomes a critical issue, and an innovative reducing the number of electrons for switching transistor on and off will be inevitable. Single- and few-electron-based switching devices are expected to solve this problem. A variety of single-electron transistor (SET)-based logic schemes have been put forward but relatively few of the proposed single-electron logic cells have been demonstrated experimentally [1-7] since they need more precise nanofabrication processes compared to single-electron memory cells. In particular, silicon-based single-electron logic circuits, combined with FET, could be a highly probable candidate for the post-CMOS in future ultra-large scale integrated circuit since its fabrication process is quite compatible with the conventional CMOS technology. Here, we report a successful fabrication of silicon SETs by pattern-dependent oxidation (PADOX) technique and their applications to a complementary logic cells and SET/FET hybrid integrated circuits, both fabricated on a silicon-on-insulator(SOI) structure.

## II. COMPLEMENTARY SET LOGIC CELLS AND SET/FET OUTPUT DRIVER

In-plane type SET devices were fabricated on an SOI structure by PADOX method, by which small quantum islands are formed together with tunnel barriers at both sides in a self-aligned manner [8,9]. The SOI wafer, prepared by unibond method, consists of a p-type Si substrate, 180nm-buried SiO<sub>2</sub> and 80nm-top Si. Figure 1

---

Manuscript received Jan. 10, 2006; revised Mar. 10, 2006.

\* Dept. of Physics & Institute for NanoScience & Technology, Chungbuk National University, Cheongju, 361-763, Korea


\*\* DRAM Process Architecture Team, Memory Division, SAMSUNG Electronics Co.,Ltd., Hwasung, 445-701, Korea

\*\*\* FLASH Device Engineering team, HYNIX Semiconductor Inc., Icheon, Korea


\*\*\*\* Electronics and Telecommunications Research Institute, Daejeon, Korea

\*\*\*\*\* R&D Center, LG Philips LCD Inc., Gumi, Korea

E-mail : jungchoi@chungbuk.ac.kr



(a)




(b)


**Fig. 1.** (a) A schematic diagram of the resulting SET device structure. (b) a scanning electron micrograph picture of the active channel which was first defined to be 50nm-length times 15nm-width by e-beam lithography.

shows a schematic diagram of the resulting SET device structure and a scanning electron micrograph picture of the active channel. The channel was first defined by e-beam lithography and followed by reactive ion etching to a narrow wire of 50nm-length and 15nm-width which abruptly widens into source and drain carrier reservoir. Subsequent PADOX process further reduces the silicon channel. Its SET island is generated by oxidation-induced stress at the central part of the wire and tunnel barriers are formed at both ends of the wire. The resulting fabricated SETs, as previously reported [10], display nearly THz-level ultra-fast intrinsic RC speeds of ~2.THz, which is within an order of magnitude of the theoretical quantum limit. Their drain conductance

measured at 4.2K approach to large values of  $\mu\text{S}$  order, exhibiting Coulomb oscillations with peak-to-valley current ratios  $\gg 1000$ . Incorporating the SETs as basic elements, in-plane side gate-controlled complementary logic cells and SET/FET output driver were fabricated on an SOI chip. Unlike previously reported device structures using double layered gates [11,12], a Coulomb island and side-gates were all defined in the same plane as the active channel by e-beam lithography and formed by deeply etching into the buried oxide. Such an in-plane structure is very efficient in Si fabrication process and the side gates adjacent to the electron island could easily control the phase of Coulomb oscillations, which plays a crucial role in achieving a complementary SET logic[7]. The resulting complementary SET-based inverter is seen in Figure 2 (a) with its corresponding circuit (Figure 2 (b)),



(a)



(b)

**Fig. 2.** (a) SEM picture of a complementary SET-based inverter fabricated on SOI wafer and (b) its corresponding circuit

in which two SETs operate in a complementary way, as FETs do in the traditional CMOS inverters. Both SET elements, each playing the role of n-SET and p-SET in the logic inverter, need to be in out-of-phase of Coulomb oscillations for operating in complementary manner. With adjusting the side gate voltage the phase of Coulomb peaks was observed to be predominantly shifted, which is seen in Figure 3. This illustrates that the




Fig. 3. Phase shifts of Coulomb peaks of a SET element with adjusting the side gate voltage





Fig. 4. (a) Input-output voltage transfer characteristic of the inverter, (b) Inverting operation for a square wave input with an amplitude of 30mV

input-output characteristics of the inverter can vary greatly depending on the voltages applied to the tuning side gates, which actually yield the induced charge difference on both SET islands. Out-of-phase of Coulomb oscillations for both SETs can be achieved when the induced charge difference approaches to  $e/2$ . Figure 4 (a) shows the input-output voltage transfer characteristic of the inverter with corresponding conductance peaks of two SET elements which display nearly out-of-phase of Coulomb oscillations. The output voltage gain is estimated to be about 1.2 at 4.2K, as determined from the slope of the transitional region, which guarantees possible signal transfer to the next logic gates. Figure 4 (b) shows the inverting operation for a square wave input with an amplitude of 30mV. Low switching speed is not due to the inverter itself, but just limited by slow response of the external circuit due to a large capacitance loading in the measurement system HP4156.





Fig. 5. (a) SEM picture of the SET/FET hybrid circuit fabricated on an SOI chip as an output driver and (b) its corresponding circuit




Fig. 6. Inverting and amplification behavior of the SET/FET output driver.

The SET/FET hybrid ICs fabricated on an SOI chip and its corresponding circuit is seen in Figure 5 a) & b). It consists of one SET and three FETs, where FET1 plays the role of a load resistor and FET2 & FET3 an output driver. Since the SET component operates only for a bias of 10mV level its output needs to be amplified to 1V level via the integrated FETs in order to drive any external periphery circuits. Figure 6 shows the output voltage of the SET-FET1 hybrid circuit and the FET2-FET3 amplifier as a function of the gate voltage of SET. The low/high levels of SET input gate are selected to be a conductance valley/peak positions of SET, which are set to  $V_g=0V/30mV$ . As seen in Figure 6, when the gate voltage is at a low/high level, the output of the SET-FET1 circuit becomes inverted to be at a high/low level, and this output is inverted again and amplified with the FET2-FET3 driver. It yields high voltage gain and power amplification with wide-range output window for driving next circuit. The small SET input gate voltage of 30mV is finally converted to 400mV, corresponding to an amplification ratio of 13. Here we point out again that the actual operating frequency is very low since the measured circuit speed is largely reduced by slow response of the external circuit due to a large capacitance loading in the measurement system.

### III. SET/FET LITERAL GATES FOR MULTIPLE-VALUED LOGIC CELL

Incorporating the SET with FET for a multiple-valued






Fig. 7. (a) SEM picture of the resulting SET/FET literal gate comprising of an SET, a MOSFET and a constant-current load, (b) its corresponding circuit layout for a multi-valued logic cell.

logic cells, in-plane side gate-controlled literal gates were fabricated on an SOI chip. The resulting SET/FET hybrid circuit comprises of an SET, a MOSFET and a constant-current load, which is seen in Figure 7a), with its corresponding circuit layout of Figure 7b). In the SET part, Coulomb island and a side-gate were both defined in the same plane as the active channel by e-beam lithography and formed by deeply etching into the buried oxide. Such an in-plane structure is very efficient in Si fabrication process and the side gate adjacent to the Coulomb island can easily control the phase of Coulomb oscillations, which enables to achieve the multi-functionality of the output of the SET/FET literal gate. The input-output voltage transfer of the resultant



**Fig. 8.** Input-output voltage transfer of the resultant SET/FET literal gate measured at 4.2K, displaying five outputs high/low level multiple switching with a sharp swing as high as 200mV.

SET/FET literal gate measured at 4.2K is seen in Figure 8, displaying a periodic voltage output of high/low level multiple switching with a sharp swing as high as 200mV. A constant-current is 100pA and the  $V_{gg}$  for the MOSFET is set to -80mV to attain an SET drain voltage of about 10mV. The multiple switching functionality of the literal gate could be enhanced by utilizing a side gate incorporated to the SET. After applying a proper value of the side gate voltage, the phase of Coulomb peaks of the SET can be shifted by approximately  $\pi$  and be out-of-phase of that without applying side gate voltage, which results in transforming the SET current level from high to low. This phase control of Coulomb oscillations by the side gate voltage is one of the unique characteristics of the SET-based logic circuits and is utilized to achieve the complementary SET inverter.

#### IV. SUMMARY

We have made Si-based SET logic cells and SET/FET hybrid integrated circuits. The input-output voltage transfer characteristic of the complementary SET logic cell shows an inverting behavior where the output voltage gain is estimated to be about 1.2 at 4.2K. The SET/FET output driver consisting of one SET and three FETs yields a high voltage gain of 13 and power amplification with wide-range output window for driving next circuit. Finally, the SET/FET literal gate for a multi-valued logic cell, comprising of an SET, an FET and a constant-current load, displays a periodic voltage

output of high/low level multiple switching with a swing as high as 200mV. The multiple switching functionality of all the fabricated logic circuits could be enhanced by utilizing a side gate incorporated to each SET component to enable the phase control of Coulomb oscillations, which is one of the unique characteristics of the SET-based logic circuits. Increasing the voltage gain as well as operating temperature of single-electron logic cell is very challenging since the gate capacitance should be made larger than the junction capacitance while keeping the total capacitance small. It almost certainly requires an innovative development in nanopatterning technology on sub-10nm scale level. Despite this issue, results of this work demonstrate that the single-electron logic cells and the SET/FET integrated circuits can operate as they were designed to. Since these circuits are core elements in logic integrated circuits, this work will accelerate the development of future high-density and low-power single-electron-based logic LSIs.

#### ACKNOWLEDGMENTS

This work was supported by MOST through the Frontier 21 National Program for Tera level NanoDevices (TND), CKC Program for Nanoelectronics, and by the research grant of the Chungbuk National University in 2005.

#### REFERENCES

- [1] R. H. Chen, A. N. Korotkov and K. K. Likarev, "Single-electron transistor logic," *Appl. Phys. Lett.* vol.68, pp.1954-1956, Apr. 1996.
- [2] Y. Takahashi, A. Fujiwara, K. Yamazaki, H. Namatsu, K. Kurihara and K. Murase, "Multigate single-electron transistors and their application to an exclusive-OR gate," *Appl. Phys. Lett.* vol.76, pp.637-639, Jan. 2000.
- [3] C. P. Heij, D. C. Dixon, P. Hadley and J. E. Mooij, "Negative differential resistance due to single-electron switching," *Appl. Phys. Lett.* vol.74, pp. 1042-1044, Feb. 1999.
- [4] K. Uchida, J. Koga, R. Ohba and A. Toriumi, "Room-temperature operation of multifunctional single-electron transistor logic," *IEDM*, 2001,

pp.863-865.

- [5] H. Mizuta, H. Muller, K. Tsukagoshi, D. Williams, Z. Durrant, A. Irvine, G. Evans, S. Amakawa, K. Nakazato and H. Ahmed, "Nanoscale Coulomb blockade memory and logic devices," *Nanotechnol.* vol.12, pp.155-159, June 2001.
- [6] H. Inokawa, A. Fujiwara and Y. Takahashi, "A multiple-valued logic with merged single-electron and MOS transistors," *IEDM*, 2001, pp.7.2.1-7.2.4.
- [7] K.S. Park, S.J. Kim, I.B. Paik, W.H. Lee, J.S. Kang, Y.B. Jo, S.D. Lee, C.K. Lee, J.B. Choi, J.H. Kim, K.H. Park, W.J. Cho, M.G. Jang, S.J. Lee, "SOI single-electron transistor with low RC delay for logic cells and SET/FET ICs," *IEEE Trans. Nanotechnology*, vol.4, no.2, pp. 242-248, Mar. 2005.
- [8] Y. Ono and Y. Takahashi, K. Yamazaki, M. Nagase, H. Namatsu, K. Kurihara and K. Murase, "Fabrication method for IC-oriented Si single-electron transistors," *IEEE Trans. Electron Devices*, vol.47, pp.147-153, Jan. 2000.
- [9] S. Horiguchi, M. Nagase, K. Shiraishi, H. Kageshima, Y. Takahashi and K. Murase, "Mechanism of Potential Profile Formation in Silicon Single-Electron Transistors Fabricated Using Pattern-Dependent Oxidation," *Jpn. J. Appl. Phys.* vol.40, pp.L29-L32. Jan. 2001.
- [10] K.S. Park, S.J. Kim, I.B. Paik, W.H. Lee, J.S. Kang, Y.B. Jo, S.D. Lee, C.K. Lee, J.H. Kim, and J.B. Choi, "THz ultra-fast single-electron transistors fabricated on SOI structures by PADOX," *Semicond. Sci. Technol.*, vol.19, L39-41, 2004.
- [11] B. T. Lee, J. W. Park, K. S. Park, C. H. Lee, S. W. Paik, S. D. Lee, Jung B. Choi, K. S. Min, J. S. Park, S. Y. Hahn, T. J. Park, H. Shin, S. C. Hong, Kwyro Lee, H. C. Kwon, S. I. Park, K. T. Kim and K-H Yoo, "Fabrication of a dual-gate-controlled Coulomb blockade transistor based on a silicon-on-insulator structure," *Semicond. Sci. Technol.* Vol.13, pp. 1463-1467, Aug. 1998
- [12] J. W. Park, K. S. Park, B. T. Lee, C. H. Lee, S. D. Lee, Jung B. Choi, K-H. Yoo, J. Kim, S. C. Oh, S. I. Park, K. T. Kim and J. J. Kim, "Enhancement of Coulomb blockade and tunability by multidot coupling in a silicon-on-insulator-based single-electron transistor," *Appl. Phys. Lett.* vol.75, pp. 566-568. Jul. 1999.



**Sangjin Kim** received the B.S. and M.S. degrees in physics from Chungbuk National University, Cheongju, Korea, in 2001 and 2003, respectively, and is currently working as a graduate student toward the Ph. D. degree at Physics Department, Chungbuk National University. From March 2003 to February 2004, he joined the NTT Basic Research Laboratories, Japan as a student intern. His current research activities include the physics and technology of Si nanodevices, particularly, SET Logic Devices.



**Chang-Keun Lee** was born in Seoul, Korea on 1974. He received BS and M.S. degree in physics from Chungbuk National University, Cheongju, Korea in 1998 and 2000, respectively, and is currently working as a graduate student toward the Ph. D. degree in Physics. From February 2005 to May 2005, he joined the Cavendish Lab of Cambridge University, U.K as an interchange student. His current research activities include the physics and technology of Si nanodevices, particularly, SET Logic Devices.



**Jungeob Lee** was born in Seoul, Korea on 1975. He received B.S. degree in astrophysics and M.S. degree in Physics from Chungbuk National University, Cheonju, Korea in 2000 and 2006, respectively. His current research interests include the physics and technology of Si nanodevices, particularly, e-beam lithography for nanoscale pattern transfer



**Sungjin Choi** was born in Chungbuk, Korea on 1979. He received B.S. degree in physics from Chungbuk National University, Cheonju, Korea in 2004, and is currently working as a graduate student toward the M. S. degree in Physics. His current work includes the physics and technology of Si Nanodevices, particularly, e-beam lithography for nanoscale pattern transfer.



**Jeaho Hwang** was born in Kyungbuk, Korea on 1979. He received B.S. degree in physics from Chungbuk National University, Cheongju, Korea in 2004, and is currently working as a graduate student toward the M. S. degree in Physics. His current work includes the physics and technology of Si Nanodevices, particularly, reactive ion etching technology for nanofabrication.



**Sangen Lee** was born in Busan, Korea on 1969. He received B.S. degree in Information Communication Engineering from Phaichai University, Daejon, Korea in 1999, and is currently working as a graduate student toward the Ph. D. degree at Physics. In 1996, he joined Firmware and Software engineering department, Hantech Co., Ltd. His current work includes the physics and technology of Si nanodevices and spintronics, particularly, metallization and lift-off process for nanofabrication.



**Jung-Bum Choi** received BS degree in physics from Seoul National University, Seoul, Korea in 1978 and MS degree in physics from the Korea Advanced Institute of Science and Technology, Daejon, Korea in 1981. He received the Ph. D. degree in physics from University of Maryland at College Park, U.S.A., in 1989. In 1989-1990, he was a postdoctoral research associate at Cornell University, where he engaged in the research on low-temperature physics of semiconductor superlattices. Since 1990, he has been a professor in the faculty of Physics Department and is currently a director of Research Institute of NanoScience & Technology, Chungbuk National University. His current research activities include mesoscopic physics of semiconductor nanostructures, single-electronics, spintronics, and quantum logic gates.



**Kyusul Park** was born in Seoul, Korea on July 1, 1970. He received BS, MS, and Ph. D. degree in physics from Chungbuk National University, Cheongju, Korea, in 1996, 1998 and 2003, respectively. In 1998-1999, he


engaged in the research on single electron tunneling phenomenon of semiconductor at Korea Research Institute of Standard and Science(KRISS), Daejon, Korea as an intern researcher. Also, in 1999-2003, he was a Ph. D. course researcher in KRISS, where he engaged in the co-work research on single-electron devices. In 2004, he joined DRAM Process Architecture Team, SAMSUNG Electronics Co., Ltd. His current work includes the research on nano-level precedent process and device architecture development, mass production application.



**Wonhee Lee** was born in Korea on 1975. He received the B.S. and M.S. degrees in physics from Chungbuk National University, Cheongju, Korea, in 2001 and 2003. In 2003, he joined Flash Device Engineering Team, HYNIX Semiconductor INC. His current work includes the research on failure analysis part of Flash Device.



**InBok Baek** was born in Korea on 1975. He received the B.S. and M.S. degrees in physics from Chungbuk National University, Cheongju, Korea, in 2001 and 2003. He is currently with Electronics and Telecommunications Research Institute (ETRI), Daejon, Korea, where he is involved in the research on nanoscale silicon MOSFET devices. His research interests include electron beam lithography, developments of processing and its application to nanoscale silicon devices and single-electron devices and logic circuits.



**Jongsuck Kang** was born in chungju, Korea on 1975. He received BS degree in physics from Chungbuk National University, Cheongju, Korea in 2002 and 2004. In 2004, he joined Gumi R&D Center, LG Philips LCD INC. His current work includes the research on Manufacturing Process of LCD.