한국정보통신학회논문지 (Journal of the Korea Institute of Information and Communication Engineering)

  • 제10권1호
  • /
  • Pages.57-64
  • /
  • 2006
  • /
  • 2234-4772(pISSN)
  • /
  • 2288-4165(eISSN)
한국정보통신학회 (The Korea Institute of Information and Commucation Engineering)
권호 표지

NOC 구조 설계 방법론

NOC Architecture Design Methodology

  • ;
  • ;
  • ;
  • 노영욱 (신라대학교 컴퓨터교육과)
  • Agarwal Ankur (Dept of Computer Science and Engineering, FAU) ;
  • Pandya A. S. (Dept of Computer Science and Engineering, FAU) ;
  • Asaduzzaman Abu (Dept of Computer Science and Engineering, FAU) ;
  • Lho Young-Uhg
  • 발행 : 2006.01.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

다중처리기 SoC(System on Chip) 플랫폼은 SoC 설계를 위한 새로운 혁신적인 경향들을 가지고 있다. QoS 인수와 성능 매트릭스는 SoC을 위한 새로운 설계 방법론을 채택하도록 하였다. 이것은 NOC의 하부 통신 백본뿐만 아니라 전체 시스템 구조가 고도로 확장가능하고, 재사용가능하고, 예측가능하면서 가격과 에너지 측면에서 효율적인 플랫폼이 되도록 구체화할 것이다. 우리는 NOC의 통신 백본 구조가 계층화된 것처럼 NOC의 전체 시스템 구조가 자체적으로 7 계층이 되도록 제안한다. 이런 플랫폼은 동기화 문제를 가지는 병행성을 보다 효과적으로 모델화하는 영역에 특수한 문제들을 분리할 수 있다. 그러한 계층 구조에서 계산 모델은 어떤 응용에 자연스러운 병행성과 동기화 문제를 모형 할 수 있는 뼈대를 제공할 것이다. 그러므로 특정 NOC 영역에서 올바른 계산 모델을 사용하는 것은 아주 중요하다.

Multiprocessor system on chip (MPSoC) platforms has set a new innovative trend for the SoC design. Quality of service parameters and performance matrix are leading to the adoption of new design methodology for SoC, which will incorporate highly scalable, reusable, predictable, cost and energy efficient platform not only for underlying communication backbone but also for the entire system architecture of NOC. Like the layered architecture for the communication backbone of NOC, we have proposed the entire system architecture for NOC to be a seven layered architecture in itself. Such a platform can separate the domain specific issues which will model concurrency along with the synchronization issues more effectively. For such a layered architecture, model of computation will provide a framework to that can model concurrency and synchronization issues which are natural for any application. Therefore it becomes extremely important to use a right computation model in a specific NOC region.

키워드

참고문헌

  1. L. Benini and G. De Micheli. 'Networks on chip: a new SOC paradigm,' IEEE Computer, January, 2002
  2. Semiconductor Industry Association, The international Technology Roadmap for Semiconductors. 2001
  3. Hemani, Axel Jantsch, Shashi Kumar Adam Pastula, Johnny berg, Mikael Millberg, Dan Lindqvist, 'Network on Chip: an architecture for billion transistor era,' Proc. Of IEEE NorChip Conference, pp.8, 2000
  4. Paul Wielage and Kees Goossens, 'Network on silicon: Blessing or nightmare?,' In Euromicro Symposium on Digital System Design, Dortmund, Genmany, Keynote Speech, September 2003
  5. Tejasvi Das, Clyde Washburn, P. R. Mukund, Steve Howard, Ken Paradis, Jung-Geau Jang and Jan Kolnik, 'Effects of Technology and Dimensional Scaling on Input Loss Prediction of RF MOSFETs,' International Conference on VLSI Design, pp.295-300, 2005
  6. Alexandre M. Amory, rika Cota, Marcelo Lubaszewski and Fernando G. Moraes, 'Reducing test time with processor reuse in network-on-chip based systems,' Proceedings of the 17th ACM symposium on Integrated circuits and system design, pp.111-116, 2004
  7. Cota, E.; Carro, L.; Wagner F and Lubaszewski M, 'Power-aware NoC reuse on the testing of core-based systems,' Proceedings of ITC 2003 International, Vol. 1, pp.612-621, 2003
  8. ITRS 2001. Available: http://public.itrs.net/ Files/ 2001ITRS/ Home.htm
  9. Edward A. Lee and Yuhing Xiong, 'System Level Types for Component-Based Design,' Workshop on Embedded Software, California, October 2001
  10. Y. Xiong and E. A. Lee, 'An Extensible Type System for Component-Based Design,' The 6th Intl. Conf. on Tools and Algorithms for the Construction and Analysis of Systems, Berlin, Germany, April 2000
  11. R. A. Bergamaschi, S. Bhattacharya, R. Wagner, C. Fellenz, M. Muhlada, F. White, W. R. Lee, and J.-M. Daveau. 'Automating the Design of SOCs Using Cores,' IEEE Design and Test of Computers, Vol.18 No.5, pp.3244, Sep. 2001
  12. Cota, E., Kreutz, M., Zeferino, C.A., Carro, L., Lubaszewski, M., and Susin, A., 'The impact of NoC reuse on the testing of core-based systems,' Proc. of VLSI Test Symposium, pp.128-133, Apr. 2003
  13. A. Jantsch and H. Tenhunen, Networks on Chip Kluwer Academic Publisher, 2003
  14. S. Kumar, A. Jantsch, J-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. 'A Network on Chip Architecture and Design Methodology,' In IEEE Computer Society Annual symposium on VLSI, pp. 117-124, Apr. 2002
  15. K. Keutzer, S. Malik, A. Richard Newton, Jan M. Rabaey and A. Sangiovanni-Vincentelli, 'System Level Design: Orthogonalization of concerns and platform based design,' IEEE Transaction on CAD of Integrated Circuits and Systems, Vol. 19 No. 12, pp. 1523-1543, 2000 https://doi.org/10.1109/43.898830
  16. A. Ferrari and A. Sangiovanni Vincentelli, 'System Design: traditional concepts and new paradigms,' In Intl. Conf. on Computer Design, pp.2-12, 1999